summaryrefslogtreecommitdiff
path: root/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt')
-rw-r--r--tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt27
1 files changed, 14 insertions, 13 deletions
diff --git a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
index 145d86740..57be29288 100644
--- a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.026275 # Nu
sim_ticks 26275145500 # Number of ticks simulated
final_tick 26275145500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 119366 # Simulator instruction rate (inst/s)
-host_op_rate 169395 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 44231565 # Simulator tick rate (ticks/s)
-host_mem_usage 271872 # Number of bytes of host memory used
-host_seconds 594.04 # Real time elapsed on the host
+host_inst_rate 87619 # Simulator instruction rate (inst/s)
+host_op_rate 124343 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 32467681 # Simulator tick rate (ticks/s)
+host_mem_usage 316828 # Number of bytes of host memory used
+host_seconds 809.27 # Real time elapsed on the host
sim_insts 70907629 # Number of instructions simulated
sim_ops 100626876 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 298112 # Number of bytes read from this memory
@@ -192,6 +192,15 @@ system.physmem.writeRowHits 27176 # Nu
system.physmem.readRowHitRate 92.36 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 32.37 # Row buffer hit rate for writes
system.physmem.avgGap 123527.37 # Average gap between requests
+system.cpu.branchPred.lookups 16626972 # Number of BP lookups
+system.cpu.branchPred.condPredicted 12763144 # Number of conditional branches predicted
+system.cpu.branchPred.condIncorrect 604576 # Number of conditional branches incorrect
+system.cpu.branchPred.BTBLookups 10780847 # Number of BTB lookups
+system.cpu.branchPred.BTBHits 7773827 # Number of BTB hits
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 72.107757 # BTB Hit Percentage
+system.cpu.branchPred.usedRAS 1825491 # Number of times the RAS was used to get a target.
+system.cpu.branchPred.RASInCorrect 113784 # Number of incorrect RAS predictions.
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -238,14 +247,6 @@ system.cpu.workload.num_syscalls 1946 # Nu
system.cpu.numCycles 52550292 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.BPredUnit.lookups 16626972 # Number of BP lookups
-system.cpu.BPredUnit.condPredicted 12763144 # Number of conditional branches predicted
-system.cpu.BPredUnit.condIncorrect 604576 # Number of conditional branches incorrect
-system.cpu.BPredUnit.BTBLookups 10780847 # Number of BTB lookups
-system.cpu.BPredUnit.BTBHits 7773827 # Number of BTB hits
-system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.BPredUnit.usedRAS 1825491 # Number of times the RAS was used to get a target.
-system.cpu.BPredUnit.RASInCorrect 113784 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 12554350 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 85230964 # Number of instructions fetch has processed
system.cpu.fetch.Branches 16626972 # Number of branches that fetch encountered