summaryrefslogtreecommitdiff
path: root/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt')
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt27
1 files changed, 14 insertions, 13 deletions
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
index c867780d0..c63a4e0f8 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.655920 # Nu
sim_ticks 655919824500 # Number of ticks simulated
final_tick 655919824500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 137989 # Simulator instruction rate (inst/s)
-host_op_rate 137989 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 52135439 # Simulator tick rate (ticks/s)
-host_mem_usage 496344 # Number of bytes of host memory used
-host_seconds 12581.07 # Real time elapsed on the host
+host_inst_rate 111017 # Simulator instruction rate (inst/s)
+host_op_rate 111017 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 41944886 # Simulator tick rate (ticks/s)
+host_mem_usage 517560 # Number of bytes of host memory used
+host_seconds 15637.66 # Real time elapsed on the host
sim_insts 1736043781 # Number of instructions simulated
sim_ops 1736043781 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 61504 # Number of bytes read from this memory
@@ -192,6 +192,15 @@ system.physmem.writeRowHits 193886 # Nu
system.physmem.readRowHitRate 42.77 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 19.01 # Row buffer hit rate for writes
system.physmem.avgGap 219646.04 # Average gap between requests
+system.cpu.branchPred.lookups 381024003 # Number of BP lookups
+system.cpu.branchPred.condPredicted 296029232 # Number of conditional branches predicted
+system.cpu.branchPred.condIncorrect 16079219 # Number of conditional branches incorrect
+system.cpu.branchPred.BTBLookups 261934224 # Number of BTB lookups
+system.cpu.branchPred.BTBHits 259237388 # Number of BTB hits
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 98.970415 # BTB Hit Percentage
+system.cpu.branchPred.usedRAS 24703724 # Number of times the RAS was used to get a target.
+system.cpu.branchPred.RASInCorrect 3041 # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -228,14 +237,6 @@ system.cpu.workload.num_syscalls 29 # Nu
system.cpu.numCycles 1311839650 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.BPredUnit.lookups 381024003 # Number of BP lookups
-system.cpu.BPredUnit.condPredicted 296029232 # Number of conditional branches predicted
-system.cpu.BPredUnit.condIncorrect 16079219 # Number of conditional branches incorrect
-system.cpu.BPredUnit.BTBLookups 261934224 # Number of BTB lookups
-system.cpu.BPredUnit.BTBHits 259237388 # Number of BTB hits
-system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.BPredUnit.usedRAS 24703724 # Number of times the RAS was used to get a target.
-system.cpu.BPredUnit.RASInCorrect 3041 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 402148068 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 3157560086 # Number of instructions fetch has processed
system.cpu.fetch.Branches 381024003 # Number of branches that fetch encountered