summaryrefslogtreecommitdiff
path: root/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt')
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt18
1 files changed, 11 insertions, 7 deletions
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
index 02e32a48c..11abffe81 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 2.379922 # Nu
sim_ticks 2379921906500 # Number of ticks simulated
final_tick 2379921906500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 802178 # Simulator instruction rate (inst/s)
-host_op_rate 864460 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1240688848 # Simulator tick rate (ticks/s)
-host_mem_usage 272000 # Number of bytes of host memory used
-host_seconds 1918.23 # Real time elapsed on the host
+host_inst_rate 1526036 # Simulator instruction rate (inst/s)
+host_op_rate 1644518 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2360243305 # Simulator tick rate (ticks/s)
+host_mem_usage 271808 # Number of bytes of host memory used
+host_seconds 1008.34 # Real time elapsed on the host
sim_insts 1538759602 # Number of instructions simulated
sim_ops 1658228915 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -194,7 +194,9 @@ system.cpu.op_class::FloatAdd 0 0.00% 61.95% # Cl
system.cpu.op_class::FloatCmp 0 0.00% 61.95% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 61.95% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 61.95% # Class of executed instruction
+system.cpu.op_class::FloatMultAcc 0 0.00% 61.95% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 61.95% # Class of executed instruction
+system.cpu.op_class::FloatMisc 0 0.00% 61.95% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 61.95% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 61.95% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 61.95% # Class of executed instruction
@@ -216,8 +218,10 @@ system.cpu.op_class::SimdFloatMisc 3 0.00% 61.95% # Cl
system.cpu.op_class::SimdFloatMult 0 0.00% 61.95% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 61.95% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 61.95% # Class of executed instruction
-system.cpu.op_class::MemRead 458306334 27.54% 89.49% # Class of executed instruction
-system.cpu.op_class::MemWrite 174847046 10.51% 100.00% # Class of executed instruction
+system.cpu.op_class::MemRead 458306322 27.54% 89.49% # Class of executed instruction
+system.cpu.op_class::MemWrite 174847022 10.51% 100.00% # Class of executed instruction
+system.cpu.op_class::FloatMemRead 12 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::FloatMemWrite 24 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 1664032481 # Class of executed instruction