summaryrefslogtreecommitdiff
path: root/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt')
-rw-r--r--tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt45
1 files changed, 40 insertions, 5 deletions
diff --git a/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt b/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt
index e876090ca..84901d870 100644
--- a/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 2.846007 # Nu
sim_ticks 2846007227500 # Number of ticks simulated
final_tick 2846007227500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1097459 # Simulator instruction rate (inst/s)
-host_op_rate 1709940 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1038328376 # Simulator tick rate (ticks/s)
-host_mem_usage 292828 # Number of bytes of host memory used
-host_seconds 2740.95 # Real time elapsed on the host
+host_inst_rate 1186122 # Simulator instruction rate (inst/s)
+host_op_rate 1848085 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1122213991 # Simulator tick rate (ticks/s)
+host_mem_usage 278740 # Number of bytes of host memory used
+host_seconds 2536.06 # Real time elapsed on the host
sim_insts 3008081022 # Number of instructions simulated
sim_ops 4686862596 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -66,5 +66,40 @@ system.cpu.num_busy_cycles 5692014456 # Nu
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.Branches 248500691 # Number of branches fetched
+system.cpu.op_class::No_OpClass 2494522 0.05% 0.05% # Class of executed instruction
+system.cpu.op_class::IntAlu 3006647871 64.15% 64.20% # Class of executed instruction
+system.cpu.op_class::IntMult 6215 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::IntDiv 904 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::FloatAdd 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::FloatCmp 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::FloatCvt 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::FloatMult 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::FloatDiv 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::FloatSqrt 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdAdd 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdAddAcc 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdAlu 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdCmp 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdCvt 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdMisc 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdMult 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdMultAcc 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdShift 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdShiftAcc 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdSqrt 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdFloatAdd 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdFloatAlu 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdFloatCmp 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdFloatCvt 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdFloatDiv 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdFloatMisc 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdFloatMult 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdFloatMultAcc 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::SimdFloatSqrt 0 0.00% 64.20% # Class of executed instruction
+system.cpu.op_class::MemRead 1239184746 26.44% 90.64% # Class of executed instruction
+system.cpu.op_class::MemWrite 438528338 9.36% 100.00% # Class of executed instruction
+system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::total 4686862596 # Class of executed instruction
---------- End Simulation Statistics ----------