summaryrefslogtreecommitdiff
path: root/tests/long/se/60.bzip2/ref
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/60.bzip2/ref')
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini2
-rwxr-xr-xtests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout6
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt12
3 files changed, 10 insertions, 10 deletions
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini
index 48a3a5266..8b8fd1b4f 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini
+++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini
@@ -594,7 +594,7 @@ id_aa64isar0_el1=0
id_aa64isar1_el1=0
id_aa64mmfr0_el1=15728642
id_aa64mmfr1_el1=0
-id_aa64pfr0_el1=17
+id_aa64pfr0_el1=34
id_aa64pfr1_el1=0
id_isar0=34607377
id_isar1=34677009
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout
index 3ee0ee7fa..00cbc440d 100755
--- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout
+++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout
@@ -3,9 +3,9 @@ Redirecting stderr to build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing/s
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jul 21 2016 14:37:41
-gem5 started Jul 21 2016 15:06:10
-gem5 executing on e108600-lin, pid 24215
+gem5 compiled Aug 1 2016 17:10:05
+gem5 started Aug 1 2016 17:10:34
+gem5 executing on e108600-lin, pid 12200
command line: /work/curdun01/gem5-external.hg/build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing -re /work/curdun01/gem5-external.hg/tests/testing/../run.py long/se/60.bzip2/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
index 3ae5dc097..3edaccc65 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.767804 # Nu
sim_ticks 767803843500 # Number of ticks simulated
final_tick 767803843500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 219812 # Simulator instruction rate (inst/s)
-host_op_rate 236814 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 109268932 # Simulator tick rate (ticks/s)
-host_mem_usage 308968 # Number of bytes of host memory used
-host_seconds 7026.74 # Real time elapsed on the host
+host_inst_rate 212750 # Simulator instruction rate (inst/s)
+host_op_rate 229206 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 105758139 # Simulator tick rate (ticks/s)
+host_mem_usage 308972 # Number of bytes of host memory used
+host_seconds 7260.00 # Real time elapsed on the host
sim_insts 1544563024 # Number of instructions simulated
sim_ops 1664032416 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -723,7 +723,7 @@ system.cpu.fp_regfile_reads 42 # nu
system.cpu.fp_regfile_writes 54 # number of floating regfile writes
system.cpu.cc_regfile_reads 6965778765 # number of cc regfile reads
system.cpu.cc_regfile_writes 551854660 # number of cc regfile writes
-system.cpu.misc_regfile_reads 675853616 # number of misc regfile reads
+system.cpu.misc_regfile_reads 675853618 # number of misc regfile reads
system.cpu.misc_regfile_writes 124 # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 767803843500 # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements 17003710 # number of replacements