summaryrefslogtreecommitdiff
path: root/tests/long/se/60.bzip2/ref
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/60.bzip2/ref')
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt6
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt8
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt8
-rw-r--r--tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt8
-rw-r--r--tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt40
5 files changed, 35 insertions, 35 deletions
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
index 20a214b43..dd7b09a8e 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
@@ -424,7 +424,7 @@ system.cpu.fetch.Insts 2067206547 # Nu
system.cpu.fetch.Branches 286237274 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 166967181 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 1477423210 # Number of cycles fetch has run and was not squashing or blocked
-system.cpu.fetch.SquashCycles 29286858 # Number of cycles fetch has spent squashing
+system.cpu.fetch.SquashCycles 29286859 # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles 38 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles 232 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 656844028 # Number of cache lines fetched
@@ -691,7 +691,7 @@ system.cpu.commit.op_class_0::total 1664032433 # Cl
system.cpu.commit.bw_lim_events 58313739 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 3330084063 # The number of ROB reads
-system.cpu.rob.rob_writes 3883248691 # The number of ROB writes
+system.cpu.rob.rob_writes 3883248692 # The number of ROB writes
system.cpu.timesIdled 433 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 24299 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 1544563023 # Number of Instructions Simulated
@@ -700,7 +700,7 @@ system.cpu.cpi 0.975038 # CP
system.cpu.cpi_total 0.975038 # CPI: Total CPI of All Threads
system.cpu.ipc 1.025601 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.025601 # IPC: Total IPC of All Threads
-system.cpu.int_regfile_reads 2176017050 # number of integer regfile reads
+system.cpu.int_regfile_reads 2176017062 # number of integer regfile reads
system.cpu.int_regfile_writes 1261587528 # number of integer regfile writes
system.cpu.fp_regfile_reads 38 # number of floating regfile reads
system.cpu.fp_regfile_writes 49 # number of floating regfile writes
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
index ca7d8e82b..fc3ec094e 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
@@ -171,10 +171,10 @@ system.cpu.num_cc_register_writes 518236214 # nu
system.cpu.num_mem_refs 633153380 # number of memory refs
system.cpu.num_load_insts 458306334 # Number of load instructions
system.cpu.num_store_insts 174847046 # Number of store instructions
-system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 1664034981 # Number of busy cycles
-system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.idle_fraction 0 # Percentage of idle cycles
+system.cpu.num_idle_cycles 0.002000 # Number of idle cycles
+system.cpu.num_busy_cycles 1664034980.998000 # Number of busy cycles
+system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles
+system.cpu.idle_fraction 0.000000 # Percentage of idle cycles
system.cpu.Branches 213462426 # Number of branches fetched
system.cpu.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction
system.cpu.op_class::IntAlu 1030178775 61.91% 61.91% # Class of executed instruction
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
index 249435dd7..1aeb45981 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
@@ -166,10 +166,10 @@ system.cpu.num_cc_register_writes 518236214 # nu
system.cpu.num_mem_refs 633153380 # number of memory refs
system.cpu.num_load_insts 458306334 # Number of load instructions
system.cpu.num_store_insts 174847046 # Number of store instructions
-system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 4727341996 # Number of busy cycles
-system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.idle_fraction 0 # Percentage of idle cycles
+system.cpu.num_idle_cycles 0.002000 # Number of idle cycles
+system.cpu.num_busy_cycles 4727341995.998000 # Number of busy cycles
+system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles
+system.cpu.idle_fraction 0.000000 # Percentage of idle cycles
system.cpu.Branches 213462426 # Number of branches fetched
system.cpu.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction
system.cpu.op_class::IntAlu 1030178775 61.91% 61.91% # Class of executed instruction
diff --git a/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt b/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt
index 7956102ad..566338996 100644
--- a/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt
@@ -85,10 +85,10 @@ system.cpu.num_cc_register_writes 1355930461 # nu
system.cpu.num_mem_refs 1677713084 # number of memory refs
system.cpu.num_load_insts 1239184746 # Number of load instructions
system.cpu.num_store_insts 438528338 # Number of store instructions
-system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 5692014456 # Number of busy cycles
-system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.idle_fraction 0 # Percentage of idle cycles
+system.cpu.num_idle_cycles 0.002000 # Number of idle cycles
+system.cpu.num_busy_cycles 5692014455.998000 # Number of busy cycles
+system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles
+system.cpu.idle_fraction 0.000000 # Percentage of idle cycles
system.cpu.Branches 248500691 # Number of branches fetched
system.cpu.op_class::No_OpClass 2494522 0.05% 0.05% # Class of executed instruction
system.cpu.op_class::IntAlu 3006647871 64.15% 64.20% # Class of executed instruction
diff --git a/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt
index a2f8fddf2..310a8da1f 100644
--- a/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt
@@ -85,10 +85,10 @@ system.cpu.num_cc_register_writes 1355930461 # nu
system.cpu.num_mem_refs 1677713084 # number of memory refs
system.cpu.num_load_insts 1239184746 # Number of load instructions
system.cpu.num_store_insts 438528338 # Number of store instructions
-system.cpu.num_idle_cycles 0 # Number of idle cycles
-system.cpu.num_busy_cycles 11765161052 # Number of busy cycles
-system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.idle_fraction 0 # Percentage of idle cycles
+system.cpu.num_idle_cycles 0.002000 # Number of idle cycles
+system.cpu.num_busy_cycles 11765161051.998001 # Number of busy cycles
+system.cpu.not_idle_fraction 1.000000 # Percentage of non-idle cycles
+system.cpu.idle_fraction 0.000000 # Percentage of idle cycles
system.cpu.Branches 248500691 # Number of branches fetched
system.cpu.op_class::No_OpClass 2494522 0.05% 0.05% # Class of executed instruction
system.cpu.op_class::IntAlu 3006647871 64.15% 64.20% # Class of executed instruction
@@ -127,9 +127,9 @@ system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Cl
system.cpu.op_class::total 4686862596 # Class of executed instruction
system.cpu.icache.tags.replacements 10 # number of replacements
system.cpu.icache.tags.tagsinuse 555.705054 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 4013232208 # Total number of references to valid blocks.
+system.cpu.icache.tags.total_refs 4013232207 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 675 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 5945529.197037 # Average number of references to valid blocks.
+system.cpu.icache.tags.avg_refs 5945529.195556 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 555.705054 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.271340 # Average percentage of cache occupancy
@@ -138,14 +138,14 @@ system.cpu.icache.tags.occ_task_id_blocks::1024 665
system.cpu.icache.tags.age_task_id_blocks_1024::0 33 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 632 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.324707 # Percentage of cache occupancy per task id
-system.cpu.icache.tags.tag_accesses 8026466441 # Number of tag accesses
-system.cpu.icache.tags.data_accesses 8026466441 # Number of data accesses
-system.cpu.icache.ReadReq_hits::cpu.inst 4013232208 # number of ReadReq hits
-system.cpu.icache.ReadReq_hits::total 4013232208 # number of ReadReq hits
-system.cpu.icache.demand_hits::cpu.inst 4013232208 # number of demand (read+write) hits
-system.cpu.icache.demand_hits::total 4013232208 # number of demand (read+write) hits
-system.cpu.icache.overall_hits::cpu.inst 4013232208 # number of overall hits
-system.cpu.icache.overall_hits::total 4013232208 # number of overall hits
+system.cpu.icache.tags.tag_accesses 8026466439 # Number of tag accesses
+system.cpu.icache.tags.data_accesses 8026466439 # Number of data accesses
+system.cpu.icache.ReadReq_hits::cpu.inst 4013232207 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 4013232207 # number of ReadReq hits
+system.cpu.icache.demand_hits::cpu.inst 4013232207 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 4013232207 # number of demand (read+write) hits
+system.cpu.icache.overall_hits::cpu.inst 4013232207 # number of overall hits
+system.cpu.icache.overall_hits::total 4013232207 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 675 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 675 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 675 # number of demand (read+write) misses
@@ -158,12 +158,12 @@ system.cpu.icache.demand_miss_latency::cpu.inst 37156000
system.cpu.icache.demand_miss_latency::total 37156000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 37156000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 37156000 # number of overall miss cycles
-system.cpu.icache.ReadReq_accesses::cpu.inst 4013232883 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_accesses::total 4013232883 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.demand_accesses::cpu.inst 4013232883 # number of demand (read+write) accesses
-system.cpu.icache.demand_accesses::total 4013232883 # number of demand (read+write) accesses
-system.cpu.icache.overall_accesses::cpu.inst 4013232883 # number of overall (read+write) accesses
-system.cpu.icache.overall_accesses::total 4013232883 # number of overall (read+write) accesses
+system.cpu.icache.ReadReq_accesses::cpu.inst 4013232882 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 4013232882 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.demand_accesses::cpu.inst 4013232882 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 4013232882 # number of demand (read+write) accesses
+system.cpu.icache.overall_accesses::cpu.inst 4013232882 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 4013232882 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000000 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000000 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000000 # miss rate for demand accesses