summaryrefslogtreecommitdiff
path: root/tests/long/se/70.twolf/ref/arm/linux/o3-timing/simout
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/70.twolf/ref/arm/linux/o3-timing/simout')
-rwxr-xr-xtests/long/se/70.twolf/ref/arm/linux/o3-timing/simout9
1 files changed, 4 insertions, 5 deletions
diff --git a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/simout b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/simout
index 6ec033969..ce396dba2 100755
--- a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/simout
+++ b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/simout
@@ -1,13 +1,12 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jan 22 2014 17:24:06
-gem5 started Jan 22 2014 23:45:59
+gem5 compiled Jan 23 2014 12:08:08
+gem5 started Jan 23 2014 18:25:13
gem5 executing on u200540-lin
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/70.twolf/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/70.twolf/arm/linux/o3-timing
-Couldn't unlink build/ARM/tests/opt/long/se/70.twolf/arm/linux/o3-timing/smred.sav
-Couldn't unlink build/ARM/tests/opt/long/se/70.twolf/arm/linux/o3-timing/smred.sv2
Global frequency set at 1000000000000 ticks per second
+ 0: system.cpu.isa: ISA system set to: 0 0x5949040
info: Entering event queue @ 0. Starting simulation...
TimberWolfSC version:v4.3a date:Mon Jan 25 18:50:36 EST 1988
@@ -23,4 +22,4 @@ info: Increasing stack size by one page.
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90
91 92 93 94 95 96 97 98 99 100 101 102 103 104 105
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120
-122 123 124 Exiting @ tick 74219948500 because target called exit()
+122 123 124 Exiting @ tick 74219931000 because target called exit()