summaryrefslogtreecommitdiff
path: root/tests/long/se/70.twolf/ref/arm/linux/simple-timing
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/70.twolf/ref/arm/linux/simple-timing')
-rw-r--r--tests/long/se/70.twolf/ref/arm/linux/simple-timing/config.ini2
-rwxr-xr-xtests/long/se/70.twolf/ref/arm/linux/simple-timing/simout6
-rw-r--r--tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt12
3 files changed, 10 insertions, 10 deletions
diff --git a/tests/long/se/70.twolf/ref/arm/linux/simple-timing/config.ini b/tests/long/se/70.twolf/ref/arm/linux/simple-timing/config.ini
index f911a437c..a0f7615f4 100644
--- a/tests/long/se/70.twolf/ref/arm/linux/simple-timing/config.ini
+++ b/tests/long/se/70.twolf/ref/arm/linux/simple-timing/config.ini
@@ -183,7 +183,7 @@ egid=100
env=
errout=cerr
euid=100
-executable=/dist/m5/cpu2000/binaries/arm/linux/twolf
+executable=/projects/pd/randd/dist/cpu2000/binaries/arm/linux/twolf
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/se/70.twolf/ref/arm/linux/simple-timing/simout b/tests/long/se/70.twolf/ref/arm/linux/simple-timing/simout
index 322e5b2f2..1602e57ed 100755
--- a/tests/long/se/70.twolf/ref/arm/linux/simple-timing/simout
+++ b/tests/long/se/70.twolf/ref/arm/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Feb 11 2012 13:10:40
-gem5 started Feb 11 2012 16:38:33
-gem5 executing on zizzer
+gem5 compiled Mar 17 2012 11:46:05
+gem5 started Mar 17 2012 18:09:36
+gem5 executing on u200540-lin
command line: build/ARM/gem5.fast -d build/ARM/tests/fast/long/se/70.twolf/arm/linux/simple-timing -re tests/run.py build/ARM/tests/fast/long/se/70.twolf/arm/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
index 96e0b8441..843b32b30 100644
--- a/tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.232077 # Nu
sim_ticks 232077154000 # Number of ticks simulated
final_tick 232077154000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1962361 # Simulator instruction rate (inst/s)
-host_op_rate 2148995 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 2650211347 # Simulator tick rate (ticks/s)
-host_mem_usage 228700 # Number of bytes of host memory used
-host_seconds 87.57 # Real time elapsed on the host
+host_inst_rate 1841932 # Simulator instruction rate (inst/s)
+host_op_rate 2017113 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2487570299 # Simulator tick rate (ticks/s)
+host_mem_usage 226116 # Number of bytes of host memory used
+host_seconds 93.29 # Real time elapsed on the host
sim_insts 171842491 # Number of instructions simulated
sim_ops 188185929 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 220992 # Number of bytes read from this memory
@@ -71,7 +71,7 @@ system.cpu.committedOps 188185929 # Nu
system.cpu.num_int_alu_accesses 150106226 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 1752310 # Number of float alu accesses
system.cpu.num_func_calls 3504894 # number of times a function call or return occured
-system.cpu.num_conditional_control_insts 32534025 # number of instructions that are conditional controls
+system.cpu.num_conditional_control_insts 32493891 # number of instructions that are conditional controls
system.cpu.num_int_insts 150106226 # number of integer instructions
system.cpu.num_fp_insts 1752310 # number of float instructions
system.cpu.num_int_register_reads 898652287 # number of times the integer registers were read