summaryrefslogtreecommitdiff
path: root/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt')
-rw-r--r--tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt27
1 files changed, 14 insertions, 13 deletions
diff --git a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
index 8854dc0e6..daaac056b 100644
--- a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.082648 # Nu
sim_ticks 82648140000 # Number of ticks simulated
final_tick 82648140000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 100436 # Simulator instruction rate (inst/s)
-host_op_rate 168340 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 62851400 # Simulator tick rate (ticks/s)
-host_mem_usage 270508 # Number of bytes of host memory used
-host_seconds 1314.98 # Real time elapsed on the host
+host_inst_rate 59257 # Simulator instruction rate (inst/s)
+host_op_rate 99320 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 37082179 # Simulator tick rate (ticks/s)
+host_mem_usage 321776 # Number of bytes of host memory used
+host_seconds 2228.78 # Real time elapsed on the host
sim_insts 132071192 # Number of instructions simulated
sim_ops 221362961 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 217728 # Number of bytes read from this memory
@@ -185,18 +185,19 @@ system.physmem.writeRowHits 0 # Nu
system.physmem.readRowHitRate 88.67 # Row buffer hit rate for reads
system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
system.physmem.avgGap 15454021.88 # Average gap between requests
+system.cpu.branchPred.lookups 19953215 # Number of BP lookups
+system.cpu.branchPred.condPredicted 19953215 # Number of conditional branches predicted
+system.cpu.branchPred.condIncorrect 2011335 # Number of conditional branches incorrect
+system.cpu.branchPred.BTBLookups 13840594 # Number of BTB lookups
+system.cpu.branchPred.BTBHits 13098591 # Number of BTB hits
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 94.638937 # BTB Hit Percentage
+system.cpu.branchPred.usedRAS 0 # Number of times the RAS was used to get a target.
+system.cpu.branchPred.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls 400 # Number of system calls
system.cpu.numCycles 165296281 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.BPredUnit.lookups 19953215 # Number of BP lookups
-system.cpu.BPredUnit.condPredicted 19953215 # Number of conditional branches predicted
-system.cpu.BPredUnit.condIncorrect 2011335 # Number of conditional branches incorrect
-system.cpu.BPredUnit.BTBLookups 13840594 # Number of BTB lookups
-system.cpu.BPredUnit.BTBHits 13098591 # Number of BTB hits
-system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
-system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 25831000 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 218891152 # Number of instructions fetch has processed
system.cpu.fetch.Branches 19953215 # Number of branches that fetch encountered