summaryrefslogtreecommitdiff
path: root/tests/long/se/70.twolf/ref/x86/linux/o3-timing
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se/70.twolf/ref/x86/linux/o3-timing')
-rw-r--r--tests/long/se/70.twolf/ref/x86/linux/o3-timing/config.ini8
-rwxr-xr-xtests/long/se/70.twolf/ref/x86/linux/o3-timing/simerr1
-rwxr-xr-xtests/long/se/70.twolf/ref/x86/linux/o3-timing/simout10
-rw-r--r--tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt41
4 files changed, 49 insertions, 11 deletions
diff --git a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/config.ini b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/config.ini
index 210f89c36..e8d7fb666 100644
--- a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/config.ini
+++ b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/config.ini
@@ -165,6 +165,7 @@ mshrs=4
prefetch_on_access=false
prefetcher=Null
response_latency=2
+sequential_access=false
size=262144
system=system
tags=system.cpu.dcache.tags
@@ -181,6 +182,7 @@ block_size=64
clk_domain=system.cpu_clk_domain
eventq_index=0
hit_latency=2
+sequential_access=false
size=262144
[system.cpu.dtb]
@@ -520,6 +522,7 @@ mshrs=4
prefetch_on_access=false
prefetcher=Null
response_latency=2
+sequential_access=false
size=131072
system=system
tags=system.cpu.icache.tags
@@ -536,6 +539,7 @@ block_size=64
clk_domain=system.cpu_clk_domain
eventq_index=0
hit_latency=2
+sequential_access=false
size=131072
[system.cpu.interrupts]
@@ -584,6 +588,7 @@ mshrs=20
prefetch_on_access=false
prefetcher=Null
response_latency=20
+sequential_access=false
size=2097152
system=system
tags=system.cpu.l2cache.tags
@@ -600,6 +605,7 @@ block_size=64
clk_domain=system.cpu_clk_domain
eventq_index=0
hit_latency=20
+sequential_access=false
size=2097152
[system.cpu.toL2Bus]
@@ -626,7 +632,7 @@ env=
errout=cerr
euid=100
eventq_index=0
-executable=/scratch/nilay/GEM5/dist/m5/cpu2000/binaries/x86/linux/twolf
+executable=/dist/cpu2000/binaries/x86/linux/twolf
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simerr b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simerr
index e45cd058f..1a4f96712 100755
--- a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simerr
+++ b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simerr
@@ -1,2 +1 @@
warn: Sockets disabled, not accepting gdb connections
-hack: be nice to actually delete the event here
diff --git a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout
index 607420641..1e66bd991 100755
--- a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout
+++ b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout
@@ -1,10 +1,12 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Oct 16 2013 01:35:57
-gem5 started Oct 16 2013 01:39:37
-gem5 executing on zizzer
+gem5 compiled Jan 22 2014 17:10:34
+gem5 started Jan 22 2014 21:43:52
+gem5 executing on u200540-lin
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing -re tests/run.py build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing
+Couldn't unlink build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing/smred.sav
+Couldn't unlink build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing/smred.sv2
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@@ -22,4 +24,4 @@ info: Increasing stack size by one page.
76 77 78 79 80 81 82 83 84 85 86 87 88 89 90
91 92 93 94 95 96 97 98 99 100 101 102 103 104 105
106 107 108 109 110 111 112 113 114 115 116 117 118 119 120
-122 123 124 Exiting @ tick 144337151000 because target called exit()
+122 123 124 Exiting @ tick 144463317000 because target called exit()
diff --git a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
index 3f8722e89..1427887bb 100644
--- a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
@@ -4,13 +4,15 @@ sim_seconds 0.144463 # Nu
sim_ticks 144463317000 # Number of ticks simulated
final_tick 144463317000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 55445 # Simulator instruction rate (inst/s)
-host_op_rate 92931 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 60647702 # Simulator tick rate (ticks/s)
-host_mem_usage 328672 # Number of bytes of host memory used
-host_seconds 2382.01 # Real time elapsed on the host
+host_inst_rate 81167 # Simulator instruction rate (inst/s)
+host_op_rate 136043 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 88782348 # Simulator tick rate (ticks/s)
+host_mem_usage 282908 # Number of bytes of host memory used
+host_seconds 1627.16 # Real time elapsed on the host
sim_insts 132071192 # Number of instructions simulated
sim_ops 221363384 # Number of ops (including micro ops) simulated
+system.voltage_domain.voltage 1 # Voltage in Volts
+system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 217088 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 125568 # Number of bytes read from this memory
system.physmem.bytes_read::total 342656 # Number of bytes read from this memory
@@ -251,6 +253,7 @@ system.membus.reqLayer0.occupancy 6950000 # La
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.respLayer1.occupancy 50662837 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.0 # Layer utilization (%)
+system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.branchPred.lookups 18648233 # Number of BP lookups
system.cpu.branchPred.condPredicted 18648233 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 1490176 # Number of conditional branches incorrect
@@ -260,6 +263,7 @@ system.cpu.branchPred.BTBCorrect 0 # Nu
system.cpu.branchPred.BTBHitPct 94.591126 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 1320367 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 22841 # Number of incorrect RAS predictions.
+system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks
system.cpu.workload.num_syscalls 400 # Number of system calls
system.cpu.numCycles 289221873 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -552,6 +556,15 @@ system.cpu.icache.tags.warmup_cycle 0 # Cy
system.cpu.icache.tags.occ_blocks::cpu.inst 1619.938452 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.790986 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.790986 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 1967 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::0 96 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 185 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 767 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::3 122 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::4 797 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 0.960449 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.tag_accesses 44713203 # Number of tag accesses
+system.cpu.icache.tags.data_accesses 44713203 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 22344300 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 22344300 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 22344300 # number of demand (read+write) hits
@@ -640,6 +653,15 @@ system.cpu.l2cache.tags.occ_percent::writebacks 0.000053
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.068064 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.009517 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.077634 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 3826 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 51 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 194 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 876 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 145 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 2560 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.116760 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.tag_accesses 75773 # Number of tag accesses
+system.cpu.l2cache.tags.data_accesses 75773 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.inst 3227 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 36 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 3263 # number of ReadReq hits
@@ -786,6 +808,15 @@ system.cpu.dcache.tags.warmup_cycle 0 # Cy
system.cpu.dcache.tags.occ_blocks::cpu.data 1438.861304 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.351284 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.351284 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 1947 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 17 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 33 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 70 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 432 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::4 1395 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 0.475342 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.tag_accesses 132211530 # Number of tag accesses
+system.cpu.dcache.tags.data_accesses 132211530 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 45588097 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 45588097 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 20514029 # number of WriteReq hits