summaryrefslogtreecommitdiff
path: root/tests/long/se
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long/se')
-rw-r--r--tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt93
-rw-r--r--tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt84
-rw-r--r--tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt84
-rw-r--r--tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt87
-rw-r--r--tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt78
-rw-r--r--tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt93
-rw-r--r--tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt84
-rw-r--r--tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt87
-rw-r--r--tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt78
-rw-r--r--tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/stats.txt93
-rw-r--r--tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt93
-rw-r--r--tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt84
-rw-r--r--tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt93
-rw-r--r--tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt84
-rw-r--r--tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt93
-rw-r--r--tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt84
-rw-r--r--tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt93
-rw-r--r--tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/stats.txt84
-rw-r--r--tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt93
-rw-r--r--tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt93
-rw-r--r--tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt84
-rw-r--r--tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt93
-rw-r--r--tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt84
-rw-r--r--tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt84
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/stats.txt93
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt93
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt84
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt93
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt84
-rw-r--r--tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt78
-rw-r--r--tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt93
-rw-r--r--tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt93
-rw-r--r--tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt82
-rw-r--r--tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt93
-rw-r--r--tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt84
-rw-r--r--tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt84
-rw-r--r--tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt87
-rw-r--r--tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt78
38 files changed, 1662 insertions, 1657 deletions
diff --git a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt
index 307f030d7..14bb680f9 100644
--- a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.026877 # Nu
sim_ticks 26877484000 # Number of ticks simulated
final_tick 26877484000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 175198 # Simulator instruction rate (inst/s)
-host_op_rate 176456 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 51980195 # Simulator tick rate (ticks/s)
-host_mem_usage 379404 # Number of bytes of host memory used
-host_seconds 517.07 # Real time elapsed on the host
+host_inst_rate 190344 # Simulator instruction rate (inst/s)
+host_op_rate 191711 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 56473959 # Simulator tick rate (ticks/s)
+host_mem_usage 375760 # Number of bytes of host memory used
+host_seconds 475.93 # Real time elapsed on the host
sim_insts 90589798 # Number of instructions simulated
sim_ops 91240351 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 44928 # Number of bytes read from this memory
@@ -27,14 +27,15 @@ system.physmem.bw_inst_read::total 1671585 # In
system.physmem.bw_total::cpu.inst 1671585 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 35250919 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 36922504 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 15506 # Total number of read requests seen
-system.physmem.writeReqs 0 # Total number of write requests seen
-system.physmem.cpureqs 15508 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 15506 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 0 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 15506 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 0 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 992384 # Total number of bytes read from memory
system.physmem.bytesWritten 0 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 992384 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 2 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 987 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 886 # Track reads on a per bank basis
@@ -214,10 +215,10 @@ system.membus.trans_dist::UpgradeReq 2 # Tr
system.membus.trans_dist::UpgradeResp 2 # Transaction distribution
system.membus.trans_dist::ReadExReq 14538 # Transaction distribution
system.membus.trans_dist::ReadExResp 14538 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 31016 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 31016 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 992384 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 992384 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 31016 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 31016 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 992384 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 992384 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 992384 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 19239000 # Layer occupancy (ticks)
@@ -546,12 +547,12 @@ system.cpu.toL2Bus.trans_dist::UpgradeReq 3 # T
system.cpu.toL2Bus.trans_dist::UpgradeResp 3 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 43736 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 43736 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 1454 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 2838179 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 2839633 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 46400 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 120994944 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 121041344 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1454 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2838179 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 2839633 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 46400 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 120994944 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 121041344 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 121041344 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 192 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 1888558000 # Layer occupancy (ticks)
@@ -560,15 +561,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 1225499 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 1424224742 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 5.3 # Layer utilization (%)
-system.cpu.icache.tags.replacements 3 # number of replacements
-system.cpu.icache.tags.tagsinuse 627.810421 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 13838909 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 725 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 19088.150345 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 627.810421 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.306548 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.306548 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 3 # number of replacements
+system.cpu.icache.tags.tagsinuse 627.810421 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 13838909 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 725 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 19088.150345 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 627.810421 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.306548 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.306548 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 13838909 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 13838909 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 13838909 # number of demand (read+write) hits
@@ -644,19 +645,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 67477.023320
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67477.023320 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67477.023320 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 10729.444424 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 1831414 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 15489 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 118.239654 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 10729.444424 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1831414 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 15489 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 118.239654 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 9885.972786 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 614.181359 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 229.290279 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 614.181359 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 229.290279 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.301696 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.018743 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.006997 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.327437 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.327437 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 23 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 903615 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 903638 # number of ReadReq hits
@@ -805,15 +806,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 56053.062678
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49322.598622 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49627.305559 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 943531 # number of replacements
-system.cpu.dcache.tags.tagsinuse 3671.859513 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 28137843 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 947627 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 29.692952 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 7990494250 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 3671.859513 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.896450 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.896450 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 943531 # number of replacements
+system.cpu.dcache.tags.tagsinuse 3671.859513 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 28137843 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 947627 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 29.692952 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 7990494250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 3671.859513 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.896450 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.896450 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 23597130 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 23597130 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 4532905 # number of WriteReq hits
diff --git a/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt
index 5c365748d..e75e7c0cb 100644
--- a/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.147136 # Nu
sim_ticks 147135976000 # Number of ticks simulated
final_tick 147135976000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 662214 # Simulator instruction rate (inst/s)
-host_op_rate 666963 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1075722156 # Simulator tick rate (ticks/s)
-host_mem_usage 375060 # Number of bytes of host memory used
-host_seconds 136.78 # Real time elapsed on the host
+host_inst_rate 529408 # Simulator instruction rate (inst/s)
+host_op_rate 533204 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 859987474 # Simulator tick rate (ticks/s)
+host_mem_usage 373720 # Number of bytes of host memory used
+host_seconds 171.09 # Real time elapsed on the host
sim_insts 90576861 # Number of instructions simulated
sim_ops 91226312 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 36992 # Number of bytes read from this memory
@@ -32,10 +32,10 @@ system.membus.trans_dist::ReadReq 792 # Tr
system.membus.trans_dist::ReadResp 792 # Transaction distribution
system.membus.trans_dist::ReadExReq 14548 # Transaction distribution
system.membus.trans_dist::ReadExResp 14548 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 30680 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 30680 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 981760 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 981760 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 30680 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 30680 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 981760 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 981760 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 981760 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 15340000 # Layer occupancy (ticks)
@@ -107,15 +107,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 294271952 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 2 # number of replacements
-system.cpu.icache.tags.tagsinuse 510.071144 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 107830172 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 599 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 180016.981636 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 510.071144 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.249058 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.249058 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 2 # number of replacements
+system.cpu.icache.tags.tagsinuse 510.071144 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 107830172 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 599 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 180016.981636 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 510.071144 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.249058 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.249058 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 107830172 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 107830172 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 107830172 # number of demand (read+write) hits
@@ -185,19 +185,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 51527.545910
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51527.545910 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51527.545910 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 9565.271881 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 1827177 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 15323 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 119.244078 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 9565.271881 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1827177 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 15323 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 119.244078 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 8876.925013 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 495.124137 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 193.222731 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 495.124137 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 193.222731 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.270902 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.015110 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.005897 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.291909 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.291909 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 21 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 899975 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 899996 # number of ReadReq hits
@@ -321,15 +321,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 942702 # number of replacements
-system.cpu.dcache.tags.tagsinuse 3565.217259 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 26345364 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 946798 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 27.825750 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 54472394000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 3565.217259 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.870414 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.870414 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 942702 # number of replacements
+system.cpu.dcache.tags.tagsinuse 3565.217259 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 26345364 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 946798 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 27.825750 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 54472394000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 3565.217259 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.870414 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.870414 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 21649218 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 21649218 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 4688372 # number of WriteReq hits
@@ -435,12 +435,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 900788 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 942334 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 46609 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 46609 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 1198 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 2835930 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 2837128 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 38336 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 120904448 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 120942784 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1198 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2835930 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 2837128 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 38336 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 120904448 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 120942784 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 120942784 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 1887199500 # Layer occupancy (ticks)
diff --git a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt
index 2c81bb996..7e2d4c700 100644
--- a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.361489 # Nu
sim_ticks 361488530000 # Number of ticks simulated
final_tick 361488530000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 653861 # Simulator instruction rate (inst/s)
-host_op_rate 653888 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 969395755 # Simulator tick rate (ticks/s)
-host_mem_usage 365508 # Number of bytes of host memory used
-host_seconds 372.90 # Real time elapsed on the host
+host_inst_rate 810264 # Simulator instruction rate (inst/s)
+host_op_rate 810297 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1201274596 # Simulator tick rate (ticks/s)
+host_mem_usage 365008 # Number of bytes of host memory used
+host_seconds 300.92 # Real time elapsed on the host
sim_insts 243825150 # Number of instructions simulated
sim_ops 243835265 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 56256 # Number of bytes read from this memory
@@ -32,10 +32,10 @@ system.membus.trans_dist::ReadReq 1036 # Tr
system.membus.trans_dist::ReadResp 1036 # Transaction distribution
system.membus.trans_dist::ReadExReq 14567 # Transaction distribution
system.membus.trans_dist::ReadExResp 14567 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 31206 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 31206 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 998592 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 998592 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 31206 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 31206 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 998592 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 998592 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 998592 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 15603000 # Layer occupancy (ticks)
@@ -65,15 +65,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 722977060 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 25 # number of replacements
-system.cpu.icache.tags.tagsinuse 725.412977 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 244420617 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 882 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 277120.880952 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 725.412977 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.354206 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.354206 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 25 # number of replacements
+system.cpu.icache.tags.tagsinuse 725.412977 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 244420617 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 882 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 277120.880952 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 725.412977 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.354206 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.354206 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 244420617 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 244420617 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 244420617 # number of demand (read+write) hits
@@ -143,19 +143,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 52857.142857
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52857.142857 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52857.142857 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 9730.625290 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 1813290 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 15586 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 116.340947 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 9730.625290 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1813290 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 15586 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 116.340947 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 8847.670241 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 738.635592 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 144.319456 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 738.635592 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 144.319456 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.270009 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.022541 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.004404 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.296955 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.296955 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 3 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 892700 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 892703 # number of ReadReq hits
@@ -279,15 +279,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 935475 # number of replacements
-system.cpu.dcache.tags.tagsinuse 3562.469056 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 104186699 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 939571 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 110.887521 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 134366265000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 3562.469056 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.869743 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.869743 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 935475 # number of replacements
+system.cpu.dcache.tags.tagsinuse 3562.469056 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 104186699 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 939571 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 110.887521 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 134366265000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 3562.469056 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.869743 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.869743 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 81327576 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 81327576 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 22855241 # number of WriteReq hits
@@ -405,12 +405,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 893739 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 935266 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 46714 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 46714 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 1764 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 2814408 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 2816172 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 56448 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 119989568 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 120046016 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1764 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2814408 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 2816172 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 56448 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 119989568 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 120046016 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 120046016 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 1873125500 # Layer occupancy (ticks)
diff --git a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
index eb92ec68e..9d42f660f 100644
--- a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.065502 # Nu
sim_ticks 65501881000 # Number of ticks simulated
final_tick 65501881000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 72627 # Simulator instruction rate (inst/s)
-host_op_rate 127885 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 30111215 # Simulator tick rate (ticks/s)
-host_mem_usage 386704 # Number of bytes of host memory used
-host_seconds 2175.33 # Real time elapsed on the host
+host_inst_rate 73961 # Simulator instruction rate (inst/s)
+host_op_rate 130234 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 30664297 # Simulator tick rate (ticks/s)
+host_mem_usage 385548 # Number of bytes of host memory used
+host_seconds 2136.10 # Real time elapsed on the host
sim_insts 157988547 # Number of instructions simulated
sim_ops 278192464 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 63616 # Number of bytes read from this memory
@@ -34,14 +34,15 @@ system.physmem.bw_total::writebacks 159263 # To
system.physmem.bw_total::cpu.inst 971209 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 28739572 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 29870043 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 30410 # Total number of read requests seen
-system.physmem.writeReqs 163 # Total number of write requests seen
-system.physmem.cpureqs 30573 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 30410 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 163 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 30410 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 163 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 1946112 # Total number of bytes read from memory
system.physmem.bytesWritten 10432 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 1946112 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 10432 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 50 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 50 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 1921 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 2071 # Track reads on a per bank basis
@@ -232,11 +233,9 @@ system.membus.trans_dist::ReadExReq 29004 # Tr
system.membus.trans_dist::ReadExResp 29004 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 60980 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 60980 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::system.physmem.port 60980 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 60980 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 1956480 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 1956480 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size::system.physmem.port 1956480 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 1956480 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 1956480 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
@@ -519,12 +518,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 1995270 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 2066630 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 82305 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 82305 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 2020 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 6219763 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 6221783 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 64640 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 265164480 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 265229120 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2020 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6219763 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 6221783 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 64640 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 265164480 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 265229120 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 265229120 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 4138734000 # Layer occupancy (ticks)
@@ -533,15 +532,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 1707500 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 3122065000 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 4.8 # Layer utilization (%)
-system.cpu.icache.tags.replacements 57 # number of replacements
-system.cpu.icache.tags.tagsinuse 818.042584 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 25573967 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 1010 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 25320.759406 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 818.042584 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.399435 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.399435 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 57 # number of replacements
+system.cpu.icache.tags.tagsinuse 818.042584 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 25573967 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 1010 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 25320.759406 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 818.042584 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.399435 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.399435 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 25573967 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 25573967 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 25573967 # number of demand (read+write) hits
@@ -617,19 +616,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 67807.425743
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67807.425743 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67807.425743 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 474 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 20820.406004 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 4029365 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 30391 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 132.584153 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 474 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 20820.406004 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 4029365 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 30391 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 132.584153 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 19907.577759 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 667.404621 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 245.423625 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 667.404621 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 245.423625 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.607531 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.020368 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.007490 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.635388 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.635388 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 16 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1993851 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1993867 # number of ReadReq hits
@@ -755,15 +754,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 55141.851107
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 49000.373946 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 49201.118053 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 2072469 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4069.884717 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 71377775 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 2076565 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 34.373003 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 20648680250 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4069.884717 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.993624 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.993624 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 2072469 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4069.884717 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 71377775 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 2076565 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 34.373003 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 20648680250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4069.884717 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.993624 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.993624 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 40036076 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 40036076 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 31341699 # number of WriteReq hits
diff --git a/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
index d47d4ffea..2b38a25ba 100644
--- a/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.365989 # Nu
sim_ticks 365989065000 # Number of ticks simulated
final_tick 365989065000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 466388 # Simulator instruction rate (inst/s)
-host_op_rate 821234 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1080412484 # Simulator tick rate (ticks/s)
-host_mem_usage 431468 # Number of bytes of host memory used
-host_seconds 338.75 # Real time elapsed on the host
+host_inst_rate 324809 # Simulator instruction rate (inst/s)
+host_op_rate 571936 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 752437231 # Simulator tick rate (ticks/s)
+host_mem_usage 382748 # Number of bytes of host memory used
+host_seconds 486.40 # Real time elapsed on the host
sim_insts 157988548 # Number of instructions simulated
sim_ops 278192465 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 51392 # Number of bytes read from this memory
@@ -42,11 +42,9 @@ system.membus.trans_dist::ReadExReq 29024 # Tr
system.membus.trans_dist::ReadExResp 29024 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 60198 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 60198 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::system.physmem.port 60198 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 60198 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 1929536 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 1929536 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size::system.physmem.port 1929536 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 1929536 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 1929536 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
@@ -77,15 +75,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 731978130 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 24 # number of replacements
-system.cpu.icache.tags.tagsinuse 665.632508 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 217695357 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 808 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 269424.946782 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 665.632508 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.325016 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.325016 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 24 # number of replacements
+system.cpu.icache.tags.tagsinuse 665.632508 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 217695357 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 808 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 269424.946782 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 665.632508 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.325016 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.325016 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 217695357 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 217695357 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 217695357 # number of demand (read+write) hits
@@ -155,19 +153,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 52740.099010
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52740.099010 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 52740.099010 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 318 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 20041.899765 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 3992419 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 30026 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 132.965397 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 318 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 20041.899765 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 3992419 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 30026 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 132.965397 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 19330.353164 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 557.646382 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 153.900219 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 557.646382 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 153.900219 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.589916 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.017018 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.004697 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.611630 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.611630 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 5 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1960498 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1960503 # number of ReadReq hits
@@ -293,15 +291,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 2062733 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4076.488619 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 120152370 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 2066829 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 58.133677 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 126079701000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4076.488619 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.995236 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.995236 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 2062733 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4076.488619 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 120152370 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 2066829 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 58.133677 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 126079701000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4076.488619 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.995236 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.995236 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 88818727 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 88818727 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 31333643 # number of WriteReq hits
@@ -399,12 +397,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 1961528 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 2062484 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 106109 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 106109 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 1616 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 6196142 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 6197758 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 51712 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 264276032 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 264327744 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1616 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6196142 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 6197758 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 51712 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 264276032 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 264327744 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 264327744 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 4127544500 # Layer occupancy (ticks)
diff --git a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt
index d43c28cd4..d58d3f98b 100644
--- a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.202350 # Nu
sim_ticks 202349747500 # Number of ticks simulated
final_tick 202349747500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 166059 # Simulator instruction rate (inst/s)
-host_op_rate 187221 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 66507382 # Simulator tick rate (ticks/s)
-host_mem_usage 250660 # Number of bytes of host memory used
-host_seconds 3042.52 # Real time elapsed on the host
+host_inst_rate 95439 # Simulator instruction rate (inst/s)
+host_op_rate 107602 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 38223736 # Simulator tick rate (ticks/s)
+host_mem_usage 246676 # Number of bytes of host memory used
+host_seconds 5293.82 # Real time elapsed on the host
sim_insts 505237723 # Number of instructions simulated
sim_ops 569624283 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 216896 # Number of bytes read from this memory
@@ -34,14 +34,15 @@ system.physmem.bw_total::writebacks 30890515 # To
system.physmem.bw_total::cpu.inst 1071887 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 45802993 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 77765395 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 148206 # Total number of read requests seen
-system.physmem.writeReqs 97667 # Total number of write requests seen
-system.physmem.cpureqs 245886 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 148206 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 97667 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 148206 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 97667 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 9485120 # Total number of bytes read from memory
system.physmem.bytesWritten 6250688 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 9485120 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 6250688 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 73 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 73 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 7 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 9580 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 9220 # Track reads on a per bank basis
@@ -297,10 +298,10 @@ system.membus.trans_dist::UpgradeReq 7 # Tr
system.membus.trans_dist::UpgradeResp 7 # Transaction distribution
system.membus.trans_dist::ReadExReq 101306 # Transaction distribution
system.membus.trans_dist::ReadExResp 101306 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 394092 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 394092 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 15735808 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 15735808 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 394092 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 394092 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 15735808 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 15735808 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 15735808 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 1084180500 # Layer occupancy (ticks)
@@ -628,12 +629,12 @@ system.cpu.toL2Bus.trans_dist::UpgradeReq 69 # T
system.cpu.toL2Bus.trans_dist::UpgradeResp 69 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 348843 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 348843 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 33804 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 3504826 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 3538630 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 1079232 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 147703872 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 148783104 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 33804 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3504826 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 3538630 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1079232 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 147703872 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 148783104 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 148783104 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 4928 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 2273504243 # Layer occupancy (ticks)
@@ -642,15 +643,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 26125731 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 1828577727 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%)
-system.cpu.icache.tags.replacements 15008 # number of replacements
-system.cpu.icache.tags.tagsinuse 1099.436561 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 114505770 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 16868 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 6788.343016 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1099.436561 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.536834 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.536834 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 15008 # number of replacements
+system.cpu.icache.tags.tagsinuse 1099.436561 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 114505770 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 16868 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 6788.343016 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1099.436561 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.536834 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.536834 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 114505770 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 114505770 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 114505770 # number of demand (read+write) hits
@@ -726,19 +727,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 25103.227023
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 25103.227023 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25103.227023 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 115462 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 27105.054655 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 1782175 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 146717 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 12.147025 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 102215583000 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 115462 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 27105.054655 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1782175 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 146717 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 12.147025 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 102215583000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 23019.815136 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 365.213065 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 3720.026454 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 365.213065 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 3720.026454 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.702509 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.011145 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.113526 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.827181 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.827181 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 13469 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 804438 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 817907 # number of ReadReq hits
@@ -889,15 +890,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67880.014749
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61549.679948 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61694.476314 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 1192719 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4057.784175 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 190184088 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 1196815 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 158.908510 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 4223544250 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4057.784175 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.990670 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.990670 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 1192719 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4057.784175 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 190184088 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 1196815 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 158.908510 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 4223544250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4057.784175 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.990670 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.990670 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 136217061 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 136217061 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 50989456 # number of WriteReq hits
diff --git a/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt
index b28088e7d..3138d4062 100644
--- a/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.717366 # Nu
sim_ticks 717366012000 # Number of ticks simulated
final_tick 717366012000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 611042 # Simulator instruction rate (inst/s)
-host_op_rate 688541 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 868024183 # Simulator tick rate (ticks/s)
-host_mem_usage 246240 # Number of bytes of host memory used
-host_seconds 826.44 # Real time elapsed on the host
+host_inst_rate 1130634 # Simulator instruction rate (inst/s)
+host_op_rate 1274033 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1606137434 # Simulator tick rate (ticks/s)
+host_mem_usage 243872 # Number of bytes of host memory used
+host_seconds 446.64 # Real time elapsed on the host
sim_insts 504986853 # Number of instructions simulated
sim_ops 569034839 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 177280 # Number of bytes read from this memory
@@ -40,10 +40,10 @@ system.membus.trans_dist::ReadResp 41855 # Tr
system.membus.trans_dist::Writeback 95953 # Transaction distribution
system.membus.trans_dist::ReadExReq 100794 # Transaction distribution
system.membus.trans_dist::ReadExResp 100794 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 381251 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 381251 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 15270528 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 15270528 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 381251 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 381251 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 15270528 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 15270528 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 15270528 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 1006226000 # Layer occupancy (ticks)
@@ -115,15 +115,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 1434732024 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 9788 # number of replacements
-system.cpu.icache.tags.tagsinuse 982.663229 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 516599855 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 11521 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 44839.845066 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 982.663229 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.479816 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.479816 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 9788 # number of replacements
+system.cpu.icache.tags.tagsinuse 982.663229 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 516599855 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 11521 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 44839.845066 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 982.663229 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.479816 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.479816 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 516599855 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 516599855 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 516599855 # number of demand (read+write) hits
@@ -193,19 +193,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 21105.199201
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 21105.199201 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21105.199201 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 109895 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 27243.192324 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 1668833 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 141072 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 11.829654 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 343698539000 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 109895 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 27243.192324 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1668833 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 141072 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 11.829654 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 343698539000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 23381.854289 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 287.865470 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 3573.472565 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 287.865470 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 3573.472565 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.713558 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.008785 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.109054 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.831396 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.831396 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 8751 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 743573 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 752324 # number of ReadReq hits
@@ -331,15 +331,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40029.602888
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40009.472473 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40009.863371 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 1134822 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4065.297446 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 179817786 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 1138918 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 157.884752 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 11885124000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4065.297446 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.992504 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.992504 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 1134822 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4065.297446 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 179817786 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 1138918 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 157.884752 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 11885124000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4065.297446 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.992504 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.992504 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 122957658 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 122957658 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 53883046 # number of WriteReq hits
@@ -445,12 +445,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 794179 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 1064905 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 356260 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 356260 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 23042 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 3342741 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 3365783 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 737344 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 141044672 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 141782016 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 23042 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3342741 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 3365783 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 737344 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 141044672 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 141782016 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 141782016 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 2172577000 # Layer occupancy (ticks)
diff --git a/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt
index d91a5905c..4d8b3de9b 100644
--- a/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.458202 # Nu
sim_ticks 458201684000 # Number of ticks simulated
final_tick 458201684000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 111882 # Simulator instruction rate (inst/s)
-host_op_rate 206882 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 61997502 # Simulator tick rate (ticks/s)
-host_mem_usage 341328 # Number of bytes of host memory used
-host_seconds 7390.65 # Real time elapsed on the host
+host_inst_rate 77434 # Simulator instruction rate (inst/s)
+host_op_rate 143185 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 42909026 # Simulator tick rate (ticks/s)
+host_mem_usage 338808 # Number of bytes of host memory used
+host_seconds 10678.45 # Real time elapsed on the host
sim_insts 826877109 # Number of instructions simulated
sim_ops 1528988701 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 201408 # Number of bytes read from this memory
@@ -34,14 +34,15 @@ system.physmem.bw_total::writebacks 41005663 # To
system.physmem.bw_total::cpu.inst 439562 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 53417735 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 94862960 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 385586 # Total number of read requests seen
-system.physmem.writeReqs 293576 # Total number of write requests seen
-system.physmem.cpureqs 810414 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 385586 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 293576 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 385586 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 293576 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 24677504 # Total number of bytes read from memory
system.physmem.bytesWritten 18788864 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 24677504 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 18788864 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 149 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 149 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 131239 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 24063 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 26436 # Track reads on a per bank basis
@@ -316,11 +317,9 @@ system.membus.trans_dist::ReadExReq 206848 # Tr
system.membus.trans_dist::ReadExResp 206848 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1327226 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1327226 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::system.physmem.port 1327226 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1327226 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43466368 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 43466368 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size::system.physmem.port 43466368 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 43466368 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 43466368 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
@@ -606,12 +605,12 @@ system.cpu.toL2Bus.trans_dist::UpgradeReq 132628 # T
system.cpu.toL2Bus.trans_dist::UpgradeResp 132628 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 771784 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 771784 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 146337 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 7664164 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 7810501 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 435712 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 311349248 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 311784960 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 146337 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7664164 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 7810501 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 435712 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 311349248 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 311784960 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 311784960 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 8494080 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 4903151186 # Layer occupancy (ticks)
@@ -620,15 +619,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 209959241 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 3959772656 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%)
-system.cpu.icache.tags.replacements 5293 # number of replacements
-system.cpu.icache.tags.tagsinuse 1036.459072 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 161843741 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 6867 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 23568.332751 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1036.459072 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.506084 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.506084 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 5293 # number of replacements
+system.cpu.icache.tags.tagsinuse 1036.459072 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 161843741 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 6867 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 23568.332751 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1036.459072 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.506084 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.506084 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 161845824 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 161845824 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 161845824 # number of demand (read+write) hits
@@ -704,19 +703,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 3994.146443
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 3994.146443 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 3994.146443 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 352905 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 29673.331814 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 3696859 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 385269 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 9.595527 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 199076310000 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 352905 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 29673.331814 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 3696859 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 385269 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 9.595527 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 199076310000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 21119.362848 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 223.841801 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 8330.127165 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 223.841801 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 8330.127165 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.644512 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.006831 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.254215 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.905558 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.905558 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 3661 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1586701 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1590362 # number of ReadReq hits
@@ -862,15 +861,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65139.453621
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 59112.047244 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59161.253496 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 2529980 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4088.352551 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 396070659 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 2534076 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 156.297861 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 1764467250 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4088.352551 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.998133 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.998133 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 2529980 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4088.352551 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 396070659 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 2534076 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 156.297861 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 1764467250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4088.352551 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.998133 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.998133 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 247340077 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 247340077 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 148239061 # number of WriteReq hits
diff --git a/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt
index 5255bf68c..7c10a36f9 100644
--- a/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 1.647873 # Nu
sim_ticks 1647872849000 # Number of ticks simulated
final_tick 1647872849000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 533286 # Simulator instruction rate (inst/s)
-host_op_rate 986105 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1062778196 # Simulator tick rate (ticks/s)
-host_mem_usage 304632 # Number of bytes of host memory used
-host_seconds 1550.53 # Real time elapsed on the host
+host_inst_rate 418246 # Simulator instruction rate (inst/s)
+host_op_rate 773383 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 833516309 # Simulator tick rate (ticks/s)
+host_mem_usage 254900 # Number of bytes of host memory used
+host_seconds 1977.01 # Real time elapsed on the host
sim_insts 826877110 # Number of instructions simulated
sim_ops 1528988702 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 120704 # Number of bytes read from this memory
@@ -42,11 +42,9 @@ system.membus.trans_dist::ReadExReq 206691 # Tr
system.membus.trans_dist::ReadExResp 206691 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1054572 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1054572 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::system.physmem.port 1054572 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1054572 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43099456 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 43099456 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size::system.physmem.port 43099456 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 43099456 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 43099456 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
@@ -77,15 +75,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 3295745698 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 1253 # number of replacements
-system.cpu.icache.tags.tagsinuse 881.356491 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 1068344252 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 2814 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 379653.252310 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 881.356491 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.430350 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.430350 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 1253 # number of replacements
+system.cpu.icache.tags.tagsinuse 881.356491 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 1068344252 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 2814 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 379653.252310 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 881.356491 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.430350 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.430350 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 1068344252 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 1068344252 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 1068344252 # number of demand (read+write) hits
@@ -155,19 +153,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 39153.518124
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 39153.518124 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39153.518124 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 348459 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 29286.402664 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 3655011 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 380814 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 9.597890 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 755936431000 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 348459 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 29286.402664 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 3655011 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 380814 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 9.597890 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 755936431000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 21041.299337 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 139.758519 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 8105.344807 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 139.758519 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 8105.344807 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.642129 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004265 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.247355 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.893750 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.893750 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 928 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1554848 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1555776 # number of ReadReq hits
@@ -293,15 +291,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40006.362672
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000.324318 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000.354198 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 2514362 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4086.415783 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 530743930 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 2518458 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 210.741624 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 8211724000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4086.415783 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.997660 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.997660 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 2514362 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4086.415783 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 530743930 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 2518458 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 210.741624 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 8211724000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4086.415783 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.997660 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.997660 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 382374772 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 382374772 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 148369158 # number of WriteReq hits
@@ -399,12 +397,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 1730228 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 2323523 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 791044 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 791044 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 5628 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 7360439 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 7366067 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 180096 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 309886784 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 310066880 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 5628 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7360439 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 7366067 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 180096 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 309886784 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 310066880 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 310066880 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 4745920500 # Layer occupancy (ticks)
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/stats.txt
index 3f8921752..e5b6926d1 100644
--- a/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.139916 # Nu
sim_ticks 139916242500 # Number of ticks simulated
final_tick 139916242500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 84616 # Simulator instruction rate (inst/s)
-host_op_rate 84616 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 29697100 # Simulator tick rate (ticks/s)
-host_mem_usage 231112 # Number of bytes of host memory used
-host_seconds 4711.44 # Real time elapsed on the host
+host_inst_rate 80792 # Simulator instruction rate (inst/s)
+host_op_rate 80792 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 28354866 # Simulator tick rate (ticks/s)
+host_mem_usage 231004 # Number of bytes of host memory used
+host_seconds 4934.47 # Real time elapsed on the host
sim_insts 398664595 # Number of instructions simulated
sim_ops 398664595 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 214976 # Number of bytes read from this memory
@@ -27,14 +27,15 @@ system.physmem.bw_inst_read::total 1536462 # In
system.physmem.bw_total::cpu.inst 1536462 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 1815486 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 3351948 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 7328 # Total number of read requests seen
-system.physmem.writeReqs 0 # Total number of write requests seen
-system.physmem.cpureqs 7328 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 7328 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 0 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 7328 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 0 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 468992 # Total number of bytes read from memory
system.physmem.bytesWritten 0 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 468992 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 507 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 643 # Track reads on a per bank basis
@@ -245,10 +246,10 @@ system.membus.trans_dist::ReadReq 4183 # Tr
system.membus.trans_dist::ReadResp 4183 # Transaction distribution
system.membus.trans_dist::ReadExReq 3145 # Transaction distribution
system.membus.trans_dist::ReadExResp 3145 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 14656 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 14656 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 468992 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 468992 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14656 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 14656 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 468992 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 468992 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 468992 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 8796500 # Layer occupancy (ticks)
@@ -357,15 +358,15 @@ system.cpu.stage3.utilization 35.287049 # Pe
system.cpu.stage4.idleCycles 90364523 # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles 189467963 # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization 67.707637 # Percentage of cycles stage was utilized (processing insts).
-system.cpu.icache.tags.replacements 1975 # number of replacements
-system.cpu.icache.tags.tagsinuse 1830.971183 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 48606795 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 3903 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 12453.700999 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1830.971183 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.894029 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.894029 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 1975 # number of replacements
+system.cpu.icache.tags.tagsinuse 1830.971183 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 48606795 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 3903 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 12453.700999 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1830.971183 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.894029 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.894029 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 48606795 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 48606795 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 48606795 # number of demand (read+write) hits
@@ -447,12 +448,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 4850 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 649 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 3205 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 3205 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 7806 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 8953 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 16759 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 249792 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 307264 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 557056 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 7806 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8953 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 16759 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 249792 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 307264 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 557056 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 557056 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 5001000 # Layer occupancy (ticks)
@@ -461,19 +462,19 @@ system.cpu.toL2Bus.respLayer0.occupancy 6540750 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 6779999 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 3906.944649 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 753 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 4717 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 0.159635 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 3906.944649 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 753 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 4717 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 0.159635 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 370.550028 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 2908.807922 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 627.586699 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 2908.807922 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 627.586699 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.011308 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.088770 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.019152 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.119230 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.119230 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 544 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 123 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 667 # number of ReadReq hits
@@ -597,15 +598,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 54994.417982
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 56623.015873 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 55876.501092 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 764 # number of replacements
-system.cpu.dcache.tags.tagsinuse 3284.967259 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 168254256 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 4152 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 40523.664740 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 3284.967259 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.801994 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.801994 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 764 # number of replacements
+system.cpu.dcache.tags.tagsinuse 3284.967259 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 168254256 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 4152 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 40523.664740 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 3284.967259 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.801994 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.801994 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 94753181 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 94753181 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 73501075 # number of WriteReq hits
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt
index 1f99291ed..a56a193ad 100644
--- a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.077522 # Nu
sim_ticks 77521581000 # Number of ticks simulated
final_tick 77521581000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 159390 # Simulator instruction rate (inst/s)
-host_op_rate 159390 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 32899346 # Simulator tick rate (ticks/s)
-host_mem_usage 233160 # Number of bytes of host memory used
-host_seconds 2356.33 # Real time elapsed on the host
+host_inst_rate 226587 # Simulator instruction rate (inst/s)
+host_op_rate 226587 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 46769350 # Simulator tick rate (ticks/s)
+host_mem_usage 233048 # Number of bytes of host memory used
+host_seconds 1657.53 # Real time elapsed on the host
sim_insts 375574808 # Number of instructions simulated
sim_ops 375574808 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 220992 # Number of bytes read from this memory
@@ -27,14 +27,15 @@ system.physmem.bw_inst_read::total 2850716 # In
system.physmem.bw_total::cpu.inst 2850716 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 3293225 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 6143941 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 7442 # Total number of read requests seen
-system.physmem.writeReqs 0 # Total number of write requests seen
-system.physmem.cpureqs 7442 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 7442 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 0 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 7442 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 0 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 476288 # Total number of bytes read from memory
system.physmem.bytesWritten 0 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 476288 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 527 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 653 # Track reads on a per bank basis
@@ -242,10 +243,10 @@ system.membus.trans_dist::ReadReq 4310 # Tr
system.membus.trans_dist::ReadResp 4310 # Transaction distribution
system.membus.trans_dist::ReadExReq 3132 # Transaction distribution
system.membus.trans_dist::ReadExResp 3132 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 14884 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 14884 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 476288 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 476288 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14884 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 14884 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 476288 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 476288 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 476288 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 9304000 # Layer occupancy (ticks)
@@ -561,12 +562,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 5062 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 666 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 3200 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 3200 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 8148 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 9042 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 17190 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 260736 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 310656 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 571392 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 8148 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9042 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 17190 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 260736 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 310656 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 571392 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 571392 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 5130000 # Layer occupancy (ticks)
@@ -575,15 +576,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 6844000 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 6767250 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
-system.cpu.icache.tags.replacements 2147 # number of replacements
-system.cpu.icache.tags.tagsinuse 1831.618681 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 50272888 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 4074 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 12339.933235 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1831.618681 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.894345 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.894345 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 2147 # number of replacements
+system.cpu.icache.tags.tagsinuse 1831.618681 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 50272888 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 4074 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 12339.933235 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1831.618681 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.894345 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.894345 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 50272888 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 50272888 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 50272888 # number of demand (read+write) hits
@@ -659,19 +660,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 59567.255768
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59567.255768 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59567.255768 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 4008.519135 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 851 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 4844 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 0.175681 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 4008.519135 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 851 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 4844 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 0.175681 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 371.365398 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 2979.019245 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 658.134493 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 2979.019245 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 658.134493 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.011333 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.090912 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.020085 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.122330 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.122330 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 621 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 131 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 752 # number of ReadReq hits
@@ -795,15 +796,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 54566.246742
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 57684.319378 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 56237.570546 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 788 # number of replacements
-system.cpu.dcache.tags.tagsinuse 3294.798817 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 160031202 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 4188 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 38211.843840 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 3294.798817 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.804394 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.804394 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 788 # number of replacements
+system.cpu.dcache.tags.tagsinuse 3294.798817 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 160031202 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 4188 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 38211.843840 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 3294.798817 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.804394 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.804394 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 86530434 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 86530434 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 73500763 # number of WriteReq hits
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt
index 2e7f2c614..3ed6163c0 100644
--- a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.567335 # Nu
sim_ticks 567335093000 # Number of ticks simulated
final_tick 567335093000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1715092 # Simulator instruction rate (inst/s)
-host_op_rate 1715091 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 2440727076 # Simulator tick rate (ticks/s)
-host_mem_usage 230984 # Number of bytes of host memory used
-host_seconds 232.45 # Real time elapsed on the host
+host_inst_rate 1598767 # Simulator instruction rate (inst/s)
+host_op_rate 1598767 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2275187152 # Simulator tick rate (ticks/s)
+host_mem_usage 229960 # Number of bytes of host memory used
+host_seconds 249.36 # Real time elapsed on the host
sim_insts 398664609 # Number of instructions simulated
sim_ops 398664609 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 205120 # Number of bytes read from this memory
@@ -32,10 +32,10 @@ system.membus.trans_dist::ReadReq 4032 # Tr
system.membus.trans_dist::ReadResp 4032 # Transaction distribution
system.membus.trans_dist::ReadExReq 3142 # Transaction distribution
system.membus.trans_dist::ReadExResp 3142 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 14348 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 14348 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 459136 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 459136 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14348 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 14348 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 459136 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 459136 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 459136 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 7174000 # Layer occupancy (ticks)
@@ -97,15 +97,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 1134670186 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 1769 # number of replacements
-system.cpu.icache.tags.tagsinuse 1795.138964 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 398660993 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 3673 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 108538.250204 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1795.138964 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.876533 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.876533 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 1769 # number of replacements
+system.cpu.icache.tags.tagsinuse 1795.138964 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 398660993 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 3673 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 108538.250204 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1795.138964 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.876533 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.876533 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 398660993 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 398660993 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 398660993 # number of demand (read+write) hits
@@ -175,19 +175,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 47648.516199
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47648.516199 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47648.516199 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 3772.485305 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 677 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 4566 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 0.148270 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 3772.485305 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 677 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 4566 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 0.148270 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 371.540221 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 2770.469924 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 630.475161 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 2770.469924 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 630.475161 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.011339 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.084548 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.019241 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.115127 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.115127 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 468 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 123 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 591 # number of ReadReq hits
@@ -311,15 +311,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 764 # number of replacements
-system.cpu.dcache.tags.tagsinuse 3288.930576 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 168271068 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 4152 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 40527.713873 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 3288.930576 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.802962 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.802962 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 764 # number of replacements
+system.cpu.dcache.tags.tagsinuse 3288.930576 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 168271068 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 4152 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 40527.713873 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 3288.930576 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.802962 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.802962 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 94753540 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 94753540 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 73517528 # number of WriteReq hits
@@ -417,12 +417,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 4623 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 649 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 3202 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 3202 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 7346 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 8953 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 16299 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 235072 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 307264 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 542336 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 7346 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8953 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 16299 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 235072 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 307264 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 542336 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 542336 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 4886000 # Layer occupancy (ticks)
diff --git a/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt
index 31843ed63..cfe46b65a 100644
--- a/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.068375 # Nu
sim_ticks 68375005500 # Number of ticks simulated
final_tick 68375005500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 171790 # Simulator instruction rate (inst/s)
-host_op_rate 219625 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 43020256 # Simulator tick rate (ticks/s)
-host_mem_usage 254724 # Number of bytes of host memory used
-host_seconds 1589.37 # Real time elapsed on the host
+host_inst_rate 121198 # Simulator instruction rate (inst/s)
+host_op_rate 154946 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 30350947 # Simulator tick rate (ticks/s)
+host_mem_usage 251080 # Number of bytes of host memory used
+host_seconds 2252.81 # Real time elapsed on the host
sim_insts 273036725 # Number of instructions simulated
sim_ops 349064449 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 194176 # Number of bytes read from this memory
@@ -27,14 +27,15 @@ system.physmem.bw_inst_read::total 2839868 # In
system.physmem.bw_total::cpu.inst 2839868 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 3981806 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 6821674 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 7288 # Total number of read requests seen
-system.physmem.writeReqs 0 # Total number of write requests seen
-system.physmem.cpureqs 7293 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 7288 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 0 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 7288 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 0 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 466432 # Total number of bytes read from memory
system.physmem.bytesWritten 0 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 466432 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 5 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 605 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 802 # Track reads on a per bank basis
@@ -243,10 +244,10 @@ system.membus.trans_dist::UpgradeReq 5 # Tr
system.membus.trans_dist::UpgradeResp 5 # Transaction distribution
system.membus.trans_dist::ReadExReq 2821 # Transaction distribution
system.membus.trans_dist::ReadExResp 2821 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 14586 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 14586 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 466432 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 466432 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14586 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 14586 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 466432 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 466432 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 466432 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 8910500 # Layer occupancy (ticks)
@@ -575,12 +576,12 @@ system.cpu.toL2Bus.trans_dist::UpgradeReq 5 # T
system.cpu.toL2Bus.trans_dist::UpgradeResp 5 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 2838 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 2838 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 31674 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 10263 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 41937 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 1013376 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 361280 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 1374656 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 31674 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10263 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 41937 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1013376 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 361280 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 1374656 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 1374656 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 384 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 11782000 # Layer occupancy (ticks)
@@ -589,15 +590,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 24379238 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 7509966 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
-system.cpu.icache.tags.replacements 13946 # number of replacements
-system.cpu.icache.tags.tagsinuse 1848.498389 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 37543488 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 15836 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 2370.768376 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1848.498389 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.902587 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.902587 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 13946 # number of replacements
+system.cpu.icache.tags.tagsinuse 1848.498389 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 37543488 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 15836 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 2370.768376 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1848.498389 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.902587 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.902587 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 37543488 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 37543488 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 37543488 # number of demand (read+write) hits
@@ -673,19 +674,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 22057.528977
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 22057.528977 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 22057.528977 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 3937.726706 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 13182 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 5389 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 2.446094 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 3937.726706 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 13182 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 5389 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 2.446094 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 375.051576 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 2781.709770 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 780.965360 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 2781.709770 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 780.965360 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.011446 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.084891 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.023833 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.120170 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.120170 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 12788 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 298 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 13086 # number of ReadReq hits
@@ -832,15 +833,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 54944.133158
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 55178.479079 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 55080.920692 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 1414 # number of replacements
-system.cpu.dcache.tags.tagsinuse 3101.863625 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 170862922 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 4608 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 37079.627170 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 3101.863625 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.757291 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.757291 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 1414 # number of replacements
+system.cpu.dcache.tags.tagsinuse 3101.863625 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 170862922 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 4608 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 37079.627170 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 3101.863625 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.757291 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.757291 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 88809743 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 88809743 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 82031242 # number of WriteReq hits
diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt
index e8172a215..313988369 100644
--- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.525834 # Nu
sim_ticks 525834342000 # Number of ticks simulated
final_tick 525834342000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 442791 # Simulator instruction rate (inst/s)
-host_op_rate 566092 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 853689730 # Simulator tick rate (ticks/s)
-host_mem_usage 250392 # Number of bytes of host memory used
-host_seconds 615.96 # Real time elapsed on the host
+host_inst_rate 414348 # Simulator instruction rate (inst/s)
+host_op_rate 529728 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 798851724 # Simulator tick rate (ticks/s)
+host_mem_usage 248008 # Number of bytes of host memory used
+host_seconds 658.24 # Real time elapsed on the host
sim_insts 272739283 # Number of instructions simulated
sim_ops 348687122 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 166976 # Number of bytes read from this memory
@@ -32,10 +32,10 @@ system.membus.trans_dist::ReadReq 3976 # Tr
system.membus.trans_dist::ReadResp 3976 # Transaction distribution
system.membus.trans_dist::ReadExReq 2856 # Transaction distribution
system.membus.trans_dist::ReadExResp 2856 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 13664 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 13664 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 437248 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 437248 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 13664 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 13664 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 437248 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 437248 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 437248 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 6832000 # Layer occupancy (ticks)
@@ -107,15 +107,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 1051668684 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 13796 # number of replacements
-system.cpu.icache.tags.tagsinuse 1765.993223 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 348644747 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 15603 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 22344.725181 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1765.993223 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.862301 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.862301 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 13796 # number of replacements
+system.cpu.icache.tags.tagsinuse 1765.993223 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 348644747 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 15603 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 22344.725181 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1765.993223 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.862301 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.862301 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 348644747 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 348644747 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 348644747 # number of demand (read+write) hits
@@ -185,19 +185,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 18022.880215
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18022.880215 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18022.880215 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 3487.723791 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 13310 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 4882 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 2.726342 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 3487.723791 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 13310 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 4882 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 2.726342 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 341.616093 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 2408.399470 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 737.708228 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 2408.399470 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 737.708228 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.010425 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.073499 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.022513 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.106437 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.106437 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 12994 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 239 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 13233 # number of ReadReq hits
@@ -321,15 +321,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 1332 # number of replacements
-system.cpu.dcache.tags.tagsinuse 3078.412981 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 176641599 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 4478 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 39446.538410 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 3078.412981 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.751566 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.751566 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 1332 # number of replacements
+system.cpu.dcache.tags.tagsinuse 3078.412981 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 176641599 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 4478 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 39446.538410 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 3078.412981 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.751566 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.751566 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 94570004 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 94570004 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 82049805 # number of WriteReq hits
@@ -435,12 +435,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 17209 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 998 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 2872 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 2872 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 31206 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 9954 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 41160 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 998592 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 350464 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 1349056 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 31206 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9954 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 41160 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 998592 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 350464 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 1349056 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 1349056 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 11537500 # Layer occupancy (ticks)
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
index fb55fbe0e..669d3dfc7 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.631883 # Nu
sim_ticks 631883288500 # Number of ticks simulated
final_tick 631883288500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 129491 # Simulator instruction rate (inst/s)
-host_op_rate 129491 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 44882876 # Simulator tick rate (ticks/s)
-host_mem_usage 237188 # Number of bytes of host memory used
-host_seconds 14078.49 # Real time elapsed on the host
+host_inst_rate 177291 # Simulator instruction rate (inst/s)
+host_op_rate 177291 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 61450789 # Simulator tick rate (ticks/s)
+host_mem_usage 236780 # Number of bytes of host memory used
+host_seconds 10282.75 # Real time elapsed on the host
sim_insts 1823043370 # Number of instructions simulated
sim_ops 1823043370 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 176064 # Number of bytes read from this memory
@@ -34,14 +34,15 @@ system.physmem.bw_total::writebacks 6776745 # To
system.physmem.bw_total::cpu.inst 278634 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 47944246 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 54999625 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 476114 # Total number of read requests seen
-system.physmem.writeReqs 66908 # Total number of write requests seen
-system.physmem.cpureqs 543022 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 476114 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 66908 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 476114 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 66908 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 30471232 # Total number of bytes read from memory
system.physmem.bytesWritten 4282112 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 30471232 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 4282112 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 90 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 90 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 29447 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 29799 # Track reads on a per bank basis
@@ -262,10 +263,10 @@ system.membus.trans_dist::ReadResp 409257 # Tr
system.membus.trans_dist::Writeback 66908 # Transaction distribution
system.membus.trans_dist::ReadExReq 66856 # Transaction distribution
system.membus.trans_dist::ReadExResp 66856 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 1019135 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 1019135 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 34753344 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 34753344 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1019135 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 1019135 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34753344 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 34753344 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 34753344 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 1232718500 # Layer occupancy (ticks)
@@ -581,12 +582,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 1470294 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 95986 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 71645 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 71645 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 20089 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 3159776 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 3179865 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 642816 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 104184384 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 104827200 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 20089 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3159776 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 3179865 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 642816 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104184384 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 104827200 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 104827200 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 914949000 # Layer occupancy (ticks)
@@ -595,15 +596,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 15605000 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 2398320750 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.4 # Layer utilization (%)
-system.cpu.icache.tags.replacements 8334 # number of replacements
-system.cpu.icache.tags.tagsinuse 1655.074457 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 394735107 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 10044 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 39300.588112 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1655.074457 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.808142 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.808142 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 8334 # number of replacements
+system.cpu.icache.tags.tagsinuse 1655.074457 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 394735107 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 10044 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 39300.588112 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1655.074457 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.808142 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.808142 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 394735107 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 394735107 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 394735107 # number of demand (read+write) hits
@@ -679,19 +680,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 27883.100946
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 27883.100946 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27883.100946 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 443335 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 32690.569488 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 1090072 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 476070 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 2.289731 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 443335 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 32690.569488 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1090072 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 476070 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 2.289731 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 1328.456107 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 35.162790 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 31326.950592 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 35.162790 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 31326.950592 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.040541 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001073 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.956023 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.997637 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.997637 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 7293 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1053744 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1061037 # number of ReadReq hits
@@ -817,15 +818,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58975.018169
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 60811.242242 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60800.628631 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 1527799 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4094.613876 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 667806397 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 1531895 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 435.934837 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 399882250 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4094.613876 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.999662 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.999662 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 1527799 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4094.613876 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 667806397 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 1531895 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 435.934837 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 399882250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4094.613876 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.999662 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.999662 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 458073360 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 458073360 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 209733012 # number of WriteReq hits
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
index 3b39f56f2..421623453 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 2.769740 # Nu
sim_ticks 2769739533000 # Number of ticks simulated
final_tick 2769739533000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1559352 # Simulator instruction rate (inst/s)
-host_op_rate 1559352 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 2149839105 # Simulator tick rate (ticks/s)
-host_mem_usage 233980 # Number of bytes of host memory used
-host_seconds 1288.35 # Real time elapsed on the host
+host_inst_rate 892879 # Simulator instruction rate (inst/s)
+host_op_rate 892879 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1230989339 # Simulator tick rate (ticks/s)
+host_mem_usage 233984 # Number of bytes of host memory used
+host_seconds 2250.01 # Real time elapsed on the host
sim_insts 2008987605 # Number of instructions simulated
sim_ops 2008987605 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 137792 # Number of bytes read from this memory
@@ -40,10 +40,10 @@ system.membus.trans_dist::ReadResp 408476 # Tr
system.membus.trans_dist::Writeback 66908 # Transaction distribution
system.membus.trans_dist::ReadExReq 66873 # Transaction distribution
system.membus.trans_dist::ReadExResp 66873 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 1017606 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 1017606 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 34704448 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 34704448 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1017606 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 1017606 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34704448 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 34704448 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 34704448 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 1077521000 # Layer occupancy (ticks)
@@ -105,15 +105,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 5539479066 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 9046 # number of replacements
-system.cpu.icache.tags.tagsinuse 1478.418050 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 2009410475 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 10596 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 189638.587675 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1478.418050 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.721884 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.721884 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 9046 # number of replacements
+system.cpu.icache.tags.tagsinuse 1478.418050 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 2009410475 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 10596 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 189638.587675 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1478.418050 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.721884 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.721884 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 2009410475 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 2009410475 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 2009410475 # number of demand (read+write) hits
@@ -183,19 +183,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 19533.975085
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19533.975085 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19533.975085 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 442570 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 32706.854192 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 1089464 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 475302 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 2.292151 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 442570 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 32706.854192 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1089464 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 475302 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 2.292151 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 1300.510334 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.518402 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 31379.825456 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.518402 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 31379.825456 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.039688 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000809 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.957636 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.998134 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.998134 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 8443 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1051869 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1060312 # number of ReadReq hits
@@ -321,15 +321,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000.006340 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000.006311 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 1526048 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4095.197836 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 720334778 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 1530144 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 470.762737 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 1041395000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4095.197836 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.999804 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.999804 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 1526048 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4095.197836 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 720334778 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 1530144 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 470.762737 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 1041395000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4095.197836 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.999804 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.999804 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 509611834 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 509611834 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 210722944 # number of WriteReq hits
@@ -427,12 +427,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 1468788 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 96129 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 71952 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 71952 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 21192 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 3156417 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 3177609 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 678144 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 104081472 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 104759616 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 21192 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3156417 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 3177609 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 678144 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104081472 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 104759616 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 104759616 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 914563500 # Layer occupancy (ticks)
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
index 68bfe2c31..5f69a496c 100644
--- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.640648 # Nu
sim_ticks 640648369500 # Number of ticks simulated
final_tick 640648369500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 99606 # Simulator instruction rate (inst/s)
-host_op_rate 135651 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 46095119 # Simulator tick rate (ticks/s)
-host_mem_usage 254320 # Number of bytes of host memory used
-host_seconds 13898.40 # Real time elapsed on the host
+host_inst_rate 107808 # Simulator instruction rate (inst/s)
+host_op_rate 146820 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 49890421 # Simulator tick rate (ticks/s)
+host_mem_usage 251704 # Number of bytes of host memory used
+host_seconds 12841.11 # Real time elapsed on the host
sim_insts 1384370590 # Number of instructions simulated
sim_ops 1885325342 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 155648 # Number of bytes read from this memory
@@ -34,14 +34,15 @@ system.physmem.bw_total::writebacks 6603111 # To
system.physmem.bw_total::cpu.inst 242954 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 47208174 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 54054239 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 474992 # Total number of read requests seen
-system.physmem.writeReqs 66098 # Total number of write requests seen
-system.physmem.cpureqs 545451 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 474992 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 66098 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 474992 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 66098 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 30399488 # Total number of bytes read from memory
system.physmem.bytesWritten 4230272 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 30399488 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 4230272 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 152 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 152 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 4361 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 29873 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 29675 # Track reads on a per bank basis
@@ -244,10 +245,10 @@ system.membus.trans_dist::UpgradeReq 4361 # Tr
system.membus.trans_dist::UpgradeResp 4361 # Transaction distribution
system.membus.trans_dist::ReadExReq 66075 # Transaction distribution
system.membus.trans_dist::ReadExResp 66075 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 1024803 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 1024803 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 34629696 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 34629696 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1024803 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 1024803 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34629696 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 34629696 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 34629696 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 1215067500 # Layer occupancy (ticks)
@@ -576,12 +577,12 @@ system.cpu.toL2Bus.trans_dist::UpgradeReq 4364 # T
system.cpu.toL2Bus.trans_dist::UpgradeResp 4364 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 72519 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 72519 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 52387 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 3178835 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 3231222 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 1536768 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 104525120 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 106061888 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 52387 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3178835 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 3231222 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1536768 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104525120 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 106061888 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 106061888 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 279232 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 929276999 # Layer occupancy (ticks)
@@ -590,15 +591,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 43029998 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 2407943085 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.4 # Layer utilization (%)
-system.cpu.icache.tags.replacements 22329 # number of replacements
-system.cpu.icache.tags.tagsinuse 1638.931929 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 345969528 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 24011 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 14408.792970 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1638.931929 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.800260 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.800260 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 22329 # number of replacements
+system.cpu.icache.tags.tagsinuse 1638.931929 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 345969528 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 24011 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 14408.792970 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1638.931929 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.800260 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.800260 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 345973619 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 345973619 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 345973619 # number of demand (read+write) hits
@@ -674,19 +675,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 14882.555031
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14882.555031 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14882.555031 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 442208 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 32680.533022 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 1109569 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 474957 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 2.336146 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 442208 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 32680.533022 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1109569 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 474957 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 2.336146 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 1291.826262 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 50.114345 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 31338.592416 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 50.114345 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 31338.592416 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.039423 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001529 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.956378 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.997331 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.997331 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 21578 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1057872 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1079450 # number of ReadReq hits
@@ -837,15 +838,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58784.539474
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 62076.363848 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 62059.509423 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 1532805 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4094.435174 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 972917364 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 1536901 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 633.038409 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 392115250 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4094.435174 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.999618 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.999618 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 1532805 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4094.435174 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 972917364 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 1536901 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 633.038409 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 392115250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4094.435174 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.999618 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.999618 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 696790485 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 696790485 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 276093216 # number of WriteReq hits
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/stats.txt
index b119e8929..65ea4c6ca 100644
--- a/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 2.326119 # Nu
sim_ticks 2326118592000 # Number of ticks simulated
final_tick 2326118592000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 575384 # Simulator instruction rate (inst/s)
-host_op_rate 780549 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 968736790 # Simulator tick rate (ticks/s)
-host_mem_usage 250996 # Number of bytes of host memory used
-host_seconds 2401.19 # Real time elapsed on the host
+host_inst_rate 481372 # Simulator instruction rate (inst/s)
+host_op_rate 653016 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 810455855 # Simulator tick rate (ticks/s)
+host_mem_usage 248632 # Number of bytes of host memory used
+host_seconds 2870.14 # Real time elapsed on the host
sim_insts 1381604339 # Number of instructions simulated
sim_ops 1874244941 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 113472 # Number of bytes read from this memory
@@ -40,10 +40,10 @@ system.membus.trans_dist::ReadResp 408063 # Tr
system.membus.trans_dist::Writeback 66099 # Transaction distribution
system.membus.trans_dist::ReadExReq 66093 # Transaction distribution
system.membus.trans_dist::ReadExResp 66093 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 1014411 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 1014411 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 34576320 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 34576320 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1014411 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 1014411 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34576320 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 34576320 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 34576320 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 1069047000 # Layer occupancy (ticks)
@@ -115,15 +115,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 4652237184 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 18364 # number of replacements
-system.cpu.icache.tags.tagsinuse 1392.317060 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 1390251699 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 19803 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 70204.095289 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1392.317060 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.679842 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.679842 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 18364 # number of replacements
+system.cpu.icache.tags.tagsinuse 1392.317060 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 1390251699 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 19803 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 70204.095289 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1392.317060 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.679842 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.679842 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 1390251699 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 1390251699 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 1390251699 # number of demand (read+write) hits
@@ -193,19 +193,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 14760.642327
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14760.642327 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14760.642327 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 441378 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 32692.891822 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 1102614 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 474121 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 2.325596 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 441378 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 32692.891822 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1102614 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 474121 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 2.325596 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 1298.141733 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 30.233408 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 31364.516681 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 30.233408 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 31364.516681 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.039616 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000923 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.957169 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.997708 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.997708 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 18030 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1054583 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1072613 # number of ReadReq hits
@@ -331,15 +331,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40003.384095
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000.012654 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 1529557 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4094.947189 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 895757408 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 1533653 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 584.067848 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 991199000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4094.947189 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.999743 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.999743 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 1529557 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4094.947189 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 895757408 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 1533653 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 584.067848 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 991199000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4094.947189 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.999743 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.999743 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 618874540 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 618874540 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 276862898 # number of WriteReq hits
@@ -445,12 +445,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 1480676 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 96257 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 72780 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 72780 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 39606 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 3163563 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 3203169 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 1267392 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 104314240 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 105581632 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 39606 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3163563 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 3203169 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1267392 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 104314240 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 105581632 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 105581632 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 921113500 # Layer occupancy (ticks)
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt
index fc992598c..c7e2525ee 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.043769 # Nu
sim_ticks 43769191000 # Number of ticks simulated
final_tick 43769191000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 112888 # Simulator instruction rate (inst/s)
-host_op_rate 112888 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 55931443 # Simulator tick rate (ticks/s)
-host_mem_usage 233228 # Number of bytes of host memory used
-host_seconds 782.55 # Real time elapsed on the host
+host_inst_rate 69144 # Simulator instruction rate (inst/s)
+host_op_rate 69144 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 34257993 # Simulator tick rate (ticks/s)
+host_mem_usage 232832 # Number of bytes of host memory used
+host_seconds 1277.63 # Real time elapsed on the host
sim_insts 88340673 # Number of instructions simulated
sim_ops 88340673 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 454592 # Number of bytes read from this memory
@@ -34,14 +34,15 @@ system.physmem.bw_total::writebacks 166688208 # To
system.physmem.bw_total::cpu.inst 10386118 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 231632520 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 408706846 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 165515 # Total number of read requests seen
-system.physmem.writeReqs 113997 # Total number of write requests seen
-system.physmem.cpureqs 279512 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 165515 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 113997 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 165515 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 113997 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 10592960 # Total number of bytes read from memory
system.physmem.bytesWritten 7295808 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 10592960 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 7295808 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 10379 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 10437 # Track reads on a per bank basis
@@ -311,10 +312,10 @@ system.membus.trans_dist::ReadResp 34625 # Tr
system.membus.trans_dist::Writeback 113997 # Transaction distribution
system.membus.trans_dist::ReadExReq 130890 # Transaction distribution
system.membus.trans_dist::ReadExResp 130890 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 445027 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 445027 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 17888768 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 17888768 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 445027 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 445027 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17888768 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 17888768 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 17888768 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 1218896000 # Layer occupancy (ticks)
@@ -423,15 +424,15 @@ system.cpu.stage3.utilization 25.270124 # Pe
system.cpu.stage4.idleCycles 41496378 # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles 46042005 # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization 52.596362 # Percentage of cycles stage was utilized (processing insts).
-system.cpu.icache.tags.replacements 84371 # number of replacements
-system.cpu.icache.tags.tagsinuse 1906.602529 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 12250515 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 86417 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 141.760475 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1906.602529 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.930958 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.930958 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 84371 # number of replacements
+system.cpu.icache.tags.tagsinuse 1906.602529 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 12250515 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 86417 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 141.760475 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1906.602529 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.930958 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.930958 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 12250515 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 12250515 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 12250515 # number of demand (read+write) hits
@@ -513,12 +514,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 146995 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 168352 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 143769 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 143769 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 172834 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 577046 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 749880 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 5530688 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 23852736 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 29383424 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 172834 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 577046 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 749880 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 5530688 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23852736 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 29383424 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 29383424 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 397910000 # Layer occupancy (ticks)
@@ -527,19 +528,19 @@ system.cpu.toL2Bus.respLayer0.occupancy 131178984 # La
system.cpu.toL2Bus.respLayer0.utilization 0.3 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 326782984 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.7 # Layer utilization (%)
-system.cpu.l2cache.tags.replacements 131591 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 30902.226523 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 151434 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 163651 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 0.925347 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 131591 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 30902.226523 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 151434 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 163651 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 0.925347 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 27124.475533 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 2007.439767 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 1770.311223 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 2007.439767 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 1770.311223 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.827773 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.061262 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.054026 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.943061 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.943061 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 79314 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 33056 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 112370 # number of ReadReq hits
@@ -665,15 +666,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 69040.581444
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 87183.204240 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 86404.621938 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 200251 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4076.642006 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 33754840 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 204347 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 165.183927 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 293009000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4076.642006 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.995274 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.995274 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 200251 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4076.642006 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 33754840 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 204347 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 165.183927 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 293009000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4076.642006 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.995274 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.995274 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 20180271 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 20180271 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 13574569 # number of WriteReq hits
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
index a1c1e25d4..5b9e2998f 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.024977 # Nu
sim_ticks 24977022500 # Number of ticks simulated
final_tick 24977022500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 130696 # Simulator instruction rate (inst/s)
-host_op_rate 130696 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 41014411 # Simulator tick rate (ticks/s)
-host_mem_usage 236320 # Number of bytes of host memory used
-host_seconds 608.98 # Real time elapsed on the host
+host_inst_rate 124025 # Simulator instruction rate (inst/s)
+host_op_rate 124025 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 38920856 # Simulator tick rate (ticks/s)
+host_mem_usage 235900 # Number of bytes of host memory used
+host_seconds 641.74 # Real time elapsed on the host
sim_insts 79591756 # Number of instructions simulated
sim_ops 79591756 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 489984 # Number of bytes read from this memory
@@ -34,14 +34,15 @@ system.physmem.bw_total::writebacks 292149475 # To
system.physmem.bw_total::cpu.inst 19617390 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 406515068 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 718281933 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 166305 # Total number of read requests seen
-system.physmem.writeReqs 114016 # Total number of write requests seen
-system.physmem.cpureqs 280321 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 166305 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 114016 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 166305 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 114016 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 10643520 # Total number of bytes read from memory
system.physmem.bytesWritten 7297024 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 10643520 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 7297024 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 3 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 3 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 10424 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 10464 # Track reads on a per bank basis
@@ -309,10 +310,10 @@ system.membus.trans_dist::ReadResp 35508 # Tr
system.membus.trans_dist::Writeback 114016 # Transaction distribution
system.membus.trans_dist::ReadExReq 130797 # Transaction distribution
system.membus.trans_dist::ReadExResp 130797 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 446626 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 446626 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 17940544 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 17940544 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 446626 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 446626 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17940544 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 17940544 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 17940544 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 1244155000 # Layer occupancy (ticks)
@@ -628,12 +629,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 155431 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 168929 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 143410 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 143410 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 186551 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 580061 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 766612 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 5969600 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 23967680 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 29937280 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 186551 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 580061 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 766612 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 5969600 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23967680 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 29937280 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 29937280 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 402814500 # Layer occupancy (ticks)
@@ -642,15 +643,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 141571734 # La
system.cpu.toL2Bus.respLayer0.utilization 0.6 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 327076000 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 1.3 # Layer utilization (%)
-system.cpu.icache.tags.replacements 91227 # number of replacements
-system.cpu.icache.tags.tagsinuse 1926.280031 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 13799737 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 93275 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 147.946792 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 20172265250 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1926.280031 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.940566 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.940566 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 91227 # number of replacements
+system.cpu.icache.tags.tagsinuse 1926.280031 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 13799737 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 93275 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 147.946792 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 20172265250 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1926.280031 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.940566 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.940566 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 13799737 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 13799737 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 13799737 # number of demand (read+write) hits
@@ -726,19 +727,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 17000.812278
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17000.812278 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17000.812278 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 132400 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 30717.176709 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 159637 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 164461 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 0.970668 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 132400 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 30717.176709 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 159637 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 164461 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 0.970668 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 26388.752281 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 2106.212865 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 2222.211563 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 2106.212865 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 2222.211563 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.805321 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.064277 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.067817 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.937414 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.937414 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 85619 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 34304 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 119923 # number of ReadReq hits
@@ -864,15 +865,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 70298.942144
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 89605.561649 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 88716.653338 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 201470 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4074.474898 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 34190075 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 205566 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 166.321644 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 215349000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4074.474898 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.994745 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.994745 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 201470 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4074.474898 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 34190075 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 205566 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 166.321644 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 215349000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4074.474898 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.994745 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.994745 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 20615905 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 20615905 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 13574108 # number of WriteReq hits
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt
index 060f66d07..bac018361 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.133635 # Nu
sim_ticks 133634727000 # Number of ticks simulated
final_tick 133634727000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 671194 # Simulator instruction rate (inst/s)
-host_op_rate 671194 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1015328507 # Simulator tick rate (ticks/s)
-host_mem_usage 233108 # Number of bytes of host memory used
-host_seconds 131.62 # Real time elapsed on the host
+host_inst_rate 775893 # Simulator instruction rate (inst/s)
+host_op_rate 775893 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1173708198 # Simulator tick rate (ticks/s)
+host_mem_usage 233104 # Number of bytes of host memory used
+host_seconds 113.86 # Real time elapsed on the host
sim_insts 88340673 # Number of instructions simulated
sim_ops 88340673 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 432896 # Number of bytes read from this memory
@@ -40,10 +40,10 @@ system.membus.trans_dist::ReadResp 34272 # Tr
system.membus.trans_dist::Writeback 113982 # Transaction distribution
system.membus.trans_dist::ReadExReq 130881 # Transaction distribution
system.membus.trans_dist::ReadExResp 130881 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 444288 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 444288 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 17864640 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 17864640 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 444288 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 444288 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17864640 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 17864640 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 17864640 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 1190991000 # Layer occupancy (ticks)
@@ -105,15 +105,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 267269454 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 74391 # number of replacements
-system.cpu.icache.tags.tagsinuse 1871.686406 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 88361638 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 76436 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 1156.021220 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1871.686406 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.913909 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.913909 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 74391 # number of replacements
+system.cpu.icache.tags.tagsinuse 1871.686406 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 88361638 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 76436 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 1156.021220 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1871.686406 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.913909 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.913909 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 88361638 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 88361638 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 88361638 # number of demand (read+write) hits
@@ -183,19 +183,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 14721.335496
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14721.335496 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14721.335496 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 131235 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 30728.810101 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 142024 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 163291 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 0.869760 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 131235 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 30728.810101 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 142024 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 163291 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 0.869760 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 27298.448351 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 1874.507766 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 1555.853984 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 1874.507766 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 1555.853984 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.833083 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.057205 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.047481 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.937769 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.937769 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 69672 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 33258 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 102930 # number of ReadReq hits
@@ -321,15 +321,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40052.631579
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40003.137844 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40005.164908 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 200248 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4078.863631 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 34685671 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 204344 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 169.741568 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 936463000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4078.863631 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.995816 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.995816 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 200248 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4078.863631 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 34685671 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 204344 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 169.741568 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 936463000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4078.863631 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.995816 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.995816 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 20215872 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 20215872 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 14469799 # number of WriteReq hits
@@ -427,12 +427,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 137202 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 168375 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 143578 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 143578 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 152872 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 577063 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 729935 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 4891904 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 23854016 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 28745920 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 152872 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 577063 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 729935 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 4891904 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23854016 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 28745920 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 28745920 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 392952500 # Layer occupancy (ticks)
diff --git a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
index 8607c685b..06aaaa021 100644
--- a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.026765 # Nu
sim_ticks 26765004500 # Number of ticks simulated
final_tick 26765004500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 88779 # Simulator instruction rate (inst/s)
-host_op_rate 125988 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 33510752 # Simulator tick rate (ticks/s)
-host_mem_usage 255124 # Number of bytes of host memory used
-host_seconds 798.70 # Real time elapsed on the host
+host_inst_rate 102307 # Simulator instruction rate (inst/s)
+host_op_rate 145187 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 38617115 # Simulator tick rate (ticks/s)
+host_mem_usage 251228 # Number of bytes of host memory used
+host_seconds 693.09 # Real time elapsed on the host
sim_insts 70907629 # Number of instructions simulated
sim_ops 100626876 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 297792 # Number of bytes read from this memory
@@ -34,14 +34,15 @@ system.physmem.bw_total::writebacks 200715827 # To
system.physmem.bw_total::cpu.inst 11126170 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 296831783 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 508673780 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 128790 # Total number of read requests seen
-system.physmem.writeReqs 83940 # Total number of write requests seen
-system.physmem.cpureqs 213051 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 128790 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 83940 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 128790 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 83940 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 8242496 # Total number of bytes read from memory
system.physmem.bytesWritten 5372160 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 8242496 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 5372160 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 3 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 3 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 321 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 8146 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 8397 # Track reads on a per bank basis
@@ -313,10 +314,10 @@ system.membus.trans_dist::UpgradeReq 321 # Tr
system.membus.trans_dist::UpgradeResp 321 # Transaction distribution
system.membus.trans_dist::ReadExReq 102252 # Transaction distribution
system.membus.trans_dist::ReadExResp 102252 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 342161 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 342161 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 13614656 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 13614656 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 342161 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 342161 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 13614656 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 13614656 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 13614656 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 935941500 # Layer occupancy (ticks)
@@ -645,12 +646,12 @@ system.cpu.toL2Bus.trans_dist::UpgradeReq 336 # T
system.cpu.toL2Bus.trans_dist::UpgradeResp 336 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 107033 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 107033 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 61963 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 454719 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 516682 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 1966784 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 18660992 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 20627776 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61963 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 454719 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 516682 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1966784 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 18660992 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 20627776 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 20627776 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 32000 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 290686995 # Layer occupancy (ticks)
@@ -659,15 +660,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 47827231 # La
system.cpu.toL2Bus.respLayer0.utilization 0.2 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 262412261 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 1.0 # Layer utilization (%)
-system.cpu.icache.tags.replacements 28871 # number of replacements
-system.cpu.icache.tags.tagsinuse 1809.449271 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 11651662 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 30904 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 377.027634 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1809.449271 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.883520 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.883520 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 28871 # number of replacements
+system.cpu.icache.tags.tagsinuse 1809.449271 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 11651662 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 30904 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 377.027634 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1809.449271 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.883520 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.883520 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 11651673 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 11651673 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 11651673 # number of demand (read+write) hits
@@ -743,19 +744,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 21904.401543
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 21904.401543 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21904.401543 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 95660 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 29916.504006 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 88398 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 126774 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 0.697288 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 95660 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 29916.504006 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 88398 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 126774 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 0.697288 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 26705.369214 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 1366.053749 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 1845.081043 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 1366.053749 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 1845.081043 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.814983 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.041689 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.056307 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.912979 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.912979 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 26062 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 33492 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 59554 # number of ReadReq hits
@@ -910,15 +911,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 71300.343864
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69986.508974 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 70033.975596 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 158372 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4069.400137 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 44374327 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 162468 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 273.126566 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 354003250 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4069.400137 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.993506 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.993506 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 158372 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4069.400137 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 44374327 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 162468 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 273.126566 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 354003250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4069.400137 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.993506 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.993506 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 26075013 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 26075013 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 18266800 # number of WriteReq hits
diff --git a/tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
index 170d172b3..178d6c7df 100644
--- a/tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.132689 # Nu
sim_ticks 132689045000 # Number of ticks simulated
final_tick 132689045000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 438025 # Simulator instruction rate (inst/s)
-host_op_rate 621131 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 825892843 # Simulator tick rate (ticks/s)
-host_mem_usage 249772 # Number of bytes of host memory used
-host_seconds 160.66 # Real time elapsed on the host
+host_inst_rate 525201 # Simulator instruction rate (inst/s)
+host_op_rate 744748 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 990262559 # Simulator tick rate (ticks/s)
+host_mem_usage 247408 # Number of bytes of host memory used
+host_seconds 133.99 # Real time elapsed on the host
sim_insts 70373628 # Number of instructions simulated
sim_ops 99791654 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 255488 # Number of bytes read from this memory
@@ -40,10 +40,10 @@ system.membus.trans_dist::ReadResp 25532 # Tr
system.membus.trans_dist::Writeback 83909 # Transaction distribution
system.membus.trans_dist::ReadExReq 102280 # Transaction distribution
system.membus.trans_dist::ReadExResp 102280 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 339533 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 339533 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 13550144 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 13550144 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 339533 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 339533 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 13550144 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 13550144 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 13550144 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 882993000 # Layer occupancy (ticks)
@@ -115,15 +115,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 265378090 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 16890 # number of replacements
-system.cpu.icache.tags.tagsinuse 1736.497265 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 78126161 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 18908 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 4131.910355 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1736.497265 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.847899 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.847899 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 16890 # number of replacements
+system.cpu.icache.tags.tagsinuse 1736.497265 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 78126161 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 18908 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 4131.910355 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1736.497265 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.847899 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.847899 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 78126161 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 78126161 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 78126161 # number of demand (read+write) hits
@@ -193,19 +193,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 19880.791199
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19880.791199 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19880.791199 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 94693 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 30368.194893 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 74295 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 125788 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 0.590637 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 94693 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 30368.194893 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 74295 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 125788 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 0.590637 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 27745.868937 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 1154.037281 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 1468.288674 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 1154.037281 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 1468.288674 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.846737 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.035218 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.044809 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.926764 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.926764 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 14916 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 31426 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 46342 # number of ReadReq hits
@@ -331,15 +331,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40063.627255
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40053.908900 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40054.212437 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 155902 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4076.954355 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 46862074 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 159998 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 292.891624 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 1072595000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4076.954355 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.995350 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.995350 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 155902 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4076.954355 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 46862074 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 159998 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 292.891624 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 1072595000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4076.954355 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.995350 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.995350 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 27087367 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 27087367 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 19742869 # number of WriteReq hits
@@ -445,12 +445,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 71874 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 128239 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 107032 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 107032 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 37816 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 448235 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 486051 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 1210112 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 18447168 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 19657280 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 37816 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 448235 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 486051 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1210112 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 18447168 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 19657280 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 19657280 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 281811500 # Layer occupancy (ticks)
diff --git a/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt b/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt
index df352064c..b5bc877a9 100644
--- a/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.202242 # Nu
sim_ticks 202242260000 # Number of ticks simulated
final_tick 202242260000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 840510 # Simulator instruction rate (inst/s)
-host_op_rate 851393 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1264790801 # Simulator tick rate (ticks/s)
-host_mem_usage 241580 # Number of bytes of host memory used
-host_seconds 159.90 # Real time elapsed on the host
+host_inst_rate 788005 # Simulator instruction rate (inst/s)
+host_op_rate 798208 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1185781953 # Simulator tick rate (ticks/s)
+host_mem_usage 240044 # Number of bytes of host memory used
+host_seconds 170.56 # Real time elapsed on the host
sim_insts 134398962 # Number of instructions simulated
sim_ops 136139190 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 591488 # Number of bytes read from this memory
@@ -40,10 +40,10 @@ system.membus.trans_dist::ReadResp 30277 # Tr
system.membus.trans_dist::Writeback 82868 # Transaction distribution
system.membus.trans_dist::ReadExReq 101256 # Transaction distribution
system.membus.trans_dist::ReadExResp 101256 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 345934 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 345934 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 13721664 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 13721664 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 345934 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 345934 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 13721664 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 13721664 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 13721664 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 877345000 # Layer occupancy (ticks)
@@ -73,15 +73,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 404484520 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 184976 # number of replacements
-system.cpu.icache.tags.tagsinuse 2004.815325 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 134366547 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 187024 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 718.445478 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 143972294000 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 2004.815325 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.978914 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.978914 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 184976 # number of replacements
+system.cpu.icache.tags.tagsinuse 2004.815325 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 134366547 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 187024 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 718.445478 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 143972294000 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 2004.815325 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.978914 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.978914 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 134366547 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 134366547 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 134366547 # number of demand (read+write) hits
@@ -151,19 +151,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 13076.573060
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13076.573060 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13076.573060 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 98540 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 30850.759699 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 226933 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 129534 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 1.751918 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 98540 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 30850.759699 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 226933 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 129534 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 1.751918 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 26245.550341 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 3385.944777 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 1219.264582 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 3385.944777 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 1219.264582 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.800951 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.103331 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.037209 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.941490 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.941490 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 177782 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 24464 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 202246 # number of ReadReq hits
@@ -289,15 +289,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40022.181346
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40001.267469 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40002.736956 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 146582 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4087.648350 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 57960842 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 150678 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 384.666919 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 769040000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4087.648350 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.997961 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.997961 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 146582 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4087.648350 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 57960842 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 150678 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 384.666919 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 769040000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4087.648350 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.997961 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.997961 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 37185801 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 37185801 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 20759140 # number of WriteReq hits
@@ -415,12 +415,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 232523 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 123970 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 105179 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 105179 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 374048 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 425326 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 799374 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 11969536 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 17577472 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 29547008 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 374048 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 425326 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 799374 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 11969536 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 17577472 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 29547008 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 29547008 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 354806000 # Layer occupancy (ticks)
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/stats.txt
index fe02977f3..b5eeb298e 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 1.017017 # Nu
sim_ticks 1017016979500 # Number of ticks simulated
final_tick 1017016979500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 113008 # Simulator instruction rate (inst/s)
-host_op_rate 113008 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 63156510 # Simulator tick rate (ticks/s)
-host_mem_usage 225148 # Number of bytes of host memory used
-host_seconds 16103.12 # Real time elapsed on the host
+host_inst_rate 89946 # Simulator instruction rate (inst/s)
+host_op_rate 89946 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 50268200 # Simulator tick rate (ticks/s)
+host_mem_usage 224748 # Number of bytes of host memory used
+host_seconds 20231.82 # Real time elapsed on the host
sim_insts 1819780127 # Number of instructions simulated
sim_ops 1819780127 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 54976 # Number of bytes read from this memory
@@ -34,14 +34,15 @@ system.physmem.bw_total::writebacks 64065511 # To
system.physmem.bw_total::cpu.inst 54056 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 123267606 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 187387172 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 1959691 # Total number of read requests seen
-system.physmem.writeReqs 1018058 # Total number of write requests seen
-system.physmem.cpureqs 2977749 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 1959691 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 1018058 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 1959691 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 1018058 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 125420224 # Total number of bytes read from memory
system.physmem.bytesWritten 65155712 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 125420224 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 65155712 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 576 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 576 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 118716 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 114074 # Track reads on a per bank basis
@@ -316,10 +317,10 @@ system.membus.trans_dist::ReadResp 1178393 # Tr
system.membus.trans_dist::Writeback 1018058 # Transaction distribution
system.membus.trans_dist::ReadExReq 781298 # Transaction distribution
system.membus.trans_dist::ReadExResp 781298 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 4937440 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 4937440 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 190575936 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 190575936 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4937440 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 4937440 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190575936 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 190575936 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 190575936 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 11803876500 # Layer occupancy (ticks)
@@ -428,15 +429,15 @@ system.cpu.stage3.utilization 20.138673 # Pe
system.cpu.stage4.idleCycles 1012697898 # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles 1021336062 # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization 50.212341 # Percentage of cycles stage was utilized (processing insts).
-system.cpu.icache.tags.replacements 1 # number of replacements
-system.cpu.icache.tags.tagsinuse 668.751330 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 231946364 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 859 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 270019.050058 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 668.751330 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.326539 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.326539 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 1 # number of replacements
+system.cpu.icache.tags.tagsinuse 668.751330 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 231946364 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 859 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 270019.050058 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 668.751330 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.326539 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.326539 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 231946364 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 231946364 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 231946364 # number of demand (read+write) hits
@@ -518,12 +519,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 7222689 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 3693279 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1889621 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1889621 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 1718 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 21916181 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 21917899 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 54976 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 819502720 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 819557696 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1718 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21916181 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 21917899 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 54976 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 819502720 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 819557696 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 819557696 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 10096073500 # Layer occupancy (ticks)
@@ -532,19 +533,19 @@ system.cpu.toL2Bus.respLayer0.occupancy 1466500 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 14100129000 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%)
-system.cpu.l2cache.tags.replacements 1926960 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 30930.857959 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 8958684 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 1956753 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 4.578342 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 67691760750 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 1926960 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 30930.857959 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 8958684 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 1956753 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 4.578342 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 67691760750 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 14923.938165 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 34.347502 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 15972.572292 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 34.347502 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 15972.572292 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.455442 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001048 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.487444 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.943935 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.943935 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.data 6044296 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 6044296 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 3693279 # number of Writeback hits
@@ -667,15 +668,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62298.020955
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 80904.545285 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 80896.389405 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 9107355 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4082.476561 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 593297569 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 9111451 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 65.115597 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 12681367250 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4082.476561 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.996698 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.996698 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 9107355 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4082.476561 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 593297569 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 9111451 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 65.115597 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 12681367250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4082.476561 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.996698 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.996698 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 437268765 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 437268765 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 156028804 # number of WriteReq hits
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
index b939ad0cc..82bf88993 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.694171 # Nu
sim_ticks 694171131000 # Number of ticks simulated
final_tick 694171131000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 169313 # Simulator instruction rate (inst/s)
-host_op_rate 169313 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 67701038 # Simulator tick rate (ticks/s)
-host_mem_usage 228220 # Number of bytes of host memory used
-host_seconds 10253.48 # Real time elapsed on the host
+host_inst_rate 178600 # Simulator instruction rate (inst/s)
+host_op_rate 178600 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 71414604 # Simulator tick rate (ticks/s)
+host_mem_usage 227828 # Number of bytes of host memory used
+host_seconds 9720.30 # Real time elapsed on the host
sim_insts 1736043781 # Number of instructions simulated
sim_ops 1736043781 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 61632 # Number of bytes read from this memory
@@ -34,14 +34,15 @@ system.physmem.bw_total::writebacks 94013475 # To
system.physmem.bw_total::cpu.inst 88785 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 181209495 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 275311755 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 1966438 # Total number of read requests seen
-system.physmem.writeReqs 1019710 # Total number of write requests seen
-system.physmem.cpureqs 2986156 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 1966438 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 1019710 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 1966438 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 1019710 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 125852032 # Total number of bytes read from memory
system.physmem.bytesWritten 65261440 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 125852032 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 65261440 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 561 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 561 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 119011 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 114417 # Track reads on a per bank basis
@@ -316,10 +317,10 @@ system.membus.trans_dist::ReadResp 1191259 # Tr
system.membus.trans_dist::Writeback 1019710 # Transaction distribution
system.membus.trans_dist::ReadExReq 775179 # Transaction distribution
system.membus.trans_dist::ReadExResp 775179 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 4952586 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 4952586 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 191113472 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 191113472 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4952586 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 4952586 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 191113472 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 191113472 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 191113472 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 11881655250 # Layer occupancy (ticks)
@@ -635,12 +636,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 7297551 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 3725037 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1883631 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1883631 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 1926 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 22085475 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 22087401 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 61632 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 825936384 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 825998016 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1926 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22085475 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 22087401 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61632 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 825936384 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 825998016 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 825998016 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 10178230165 # Layer occupancy (ticks)
@@ -649,15 +650,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 1633750 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 14189007000 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 2.0 # Layer utilization (%)
-system.cpu.icache.tags.replacements 1 # number of replacements
-system.cpu.icache.tags.tagsinuse 770.551884 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 391083687 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 963 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 406109.747664 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 770.551884 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.376246 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.376246 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 1 # number of replacements
+system.cpu.icache.tags.tagsinuse 770.551884 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 391083687 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 963 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 406109.747664 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 770.551884 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.376246 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.376246 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 391083687 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 391083687 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 391083687 # number of demand (read+write) hits
@@ -733,19 +734,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 78020.508827
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78020.508827 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78020.508827 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 1933728 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 31435.165334 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 9058547 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 1963512 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 4.613441 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 28123107250 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 1933728 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 31435.165334 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 9058547 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 1963512 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 4.613441 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 28123107250 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 14593.465528 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.016964 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 16815.682842 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 26.016964 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 16815.682842 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.445357 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000794 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.513174 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.959325 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.959325 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.data 6106292 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 6106292 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 3725037 # number of Writeback hits
@@ -868,15 +869,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64350.207684
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 80652.401455 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 80644.417978 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 9176123 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4087.719090 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 694209653 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 9180219 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 75.620163 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 5145271250 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4087.719090 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.997978 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.997978 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 9176123 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4087.719090 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 694209653 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 9180219 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 75.620163 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 5145271250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4087.719090 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.997978 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.997978 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 538667558 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 538667558 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 155542093 # number of WriteReq hits
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt
index 72597a7eb..27c712d4a 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 2.623386 # Nu
sim_ticks 2623386226000 # Number of ticks simulated
final_tick 2623386226000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 781919 # Simulator instruction rate (inst/s)
-host_op_rate 781919 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1127211275 # Simulator tick rate (ticks/s)
-host_mem_usage 225028 # Number of bytes of host memory used
-host_seconds 2327.32 # Real time elapsed on the host
+host_inst_rate 1731328 # Simulator instruction rate (inst/s)
+host_op_rate 1731328 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2495874089 # Simulator tick rate (ticks/s)
+host_mem_usage 225024 # Number of bytes of host memory used
+host_seconds 1051.09 # Real time elapsed on the host
sim_insts 1819780127 # Number of instructions simulated
sim_ops 1819780127 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 51328 # Number of bytes read from this memory
@@ -40,10 +40,10 @@ system.membus.trans_dist::ReadResp 1178362 # Tr
system.membus.trans_dist::Writeback 1018077 # Transaction distribution
system.membus.trans_dist::ReadExReq 781301 # Transaction distribution
system.membus.trans_dist::ReadExResp 781301 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 4937403 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 4937403 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 190575360 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 190575360 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4937403 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 4937403 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190575360 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 190575360 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 190575360 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 11122356000 # Layer occupancy (ticks)
@@ -105,15 +105,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 5246772452 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 1 # number of replacements
-system.cpu.icache.tags.tagsinuse 612.458646 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 1826377708 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 802 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 2277278.937656 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 612.458646 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.299052 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.299052 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 1 # number of replacements
+system.cpu.icache.tags.tagsinuse 612.458646 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 1826377708 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 802 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 2277278.937656 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 612.458646 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.299052 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.299052 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 1826377708 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 1826377708 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 1826377708 # number of demand (read+write) hits
@@ -183,19 +183,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 53089.775561
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53089.775561 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53089.775561 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 1926937 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 30535.257456 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 8959453 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 1956729 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 4.578791 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 218167128000 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 1926937 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 30535.257456 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 8959453 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 1956729 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 4.578791 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 218167128000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 15221.890655 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 39.064317 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 15274.302484 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 39.064317 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 15274.302484 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.464535 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.001192 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.466135 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.931862 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.931862 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.data 6044854 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 6044854 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 3693497 # number of Writeback hits
@@ -318,15 +318,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40089.775561
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40013.886641 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40013.917699 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 9107638 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4079.262869 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 596212431 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 9111734 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 65.433476 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 40977439000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4079.262869 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.995914 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.995914 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 9107638 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4079.262869 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 596212431 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 9111734 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 65.433476 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 40977439000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4079.262869 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.995914 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.995914 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 437373249 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 437373249 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 158839182 # number of WriteReq hits
@@ -424,12 +424,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 7223216 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 3693497 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1889320 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1889320 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 1604 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 21916965 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 21918569 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 51328 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 819534784 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 819586112 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1604 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21916965 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 21918569 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 51328 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 819534784 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 819586112 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 819586112 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 10096513500 # Layer occupancy (ticks)
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
index 3d9ea108c..f9e4efd28 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.541686 # Nu
sim_ticks 541686426500 # Number of ticks simulated
final_tick 541686426500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 161069 # Simulator instruction rate (inst/s)
-host_op_rate 179684 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 56487595 # Simulator tick rate (ticks/s)
-host_mem_usage 246340 # Number of bytes of host memory used
-host_seconds 9589.48 # Real time elapsed on the host
+host_inst_rate 146656 # Simulator instruction rate (inst/s)
+host_op_rate 163606 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 51433162 # Simulator tick rate (ticks/s)
+host_mem_usage 242412 # Number of bytes of host memory used
+host_seconds 10531.85 # Real time elapsed on the host
sim_insts 1544563023 # Number of instructions simulated
sim_ops 1723073835 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 48128 # Number of bytes read from this memory
@@ -34,14 +34,15 @@ system.physmem.bw_total::writebacks 130020847 # To
system.physmem.bw_total::cpu.inst 88848 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 265329831 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 395439526 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 2246464 # Total number of read requests seen
-system.physmem.writeReqs 1100477 # Total number of write requests seen
-system.physmem.cpureqs 3346951 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 2246464 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 1100477 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 2246464 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 1100477 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 143773696 # Total number of bytes read from memory
system.physmem.bytesWritten 70430528 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 143773696 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 70430528 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 599 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 599 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 139699 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 136238 # Track reads on a per bank basis
@@ -316,10 +317,10 @@ system.membus.trans_dist::ReadResp 1420070 # Tr
system.membus.trans_dist::Writeback 1100477 # Transaction distribution
system.membus.trans_dist::ReadExReq 826393 # Transaction distribution
system.membus.trans_dist::ReadExResp 826393 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 5593404 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 5593404 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 214204160 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 214204160 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5593404 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 5593404 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 214204160 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 214204160 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 214204160 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 12928469250 # Layer occupancy (ticks)
@@ -644,12 +645,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 7709687 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 3782769 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1893417 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1893417 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 1564 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 22987414 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 22988978 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 50048 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 856645824 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 856695872 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1564 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22987414 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 22988978 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 50048 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 856645824 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 856695872 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 856695872 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 10475876330 # Layer occupancy (ticks)
@@ -658,15 +659,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 1321749 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 14846430743 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 2.7 # Layer utilization (%)
-system.cpu.icache.tags.replacements 22 # number of replacements
-system.cpu.icache.tags.tagsinuse 629.635316 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 290622345 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 782 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 371639.827366 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 629.635316 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.307439 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.307439 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 22 # number of replacements
+system.cpu.icache.tags.tagsinuse 629.635316 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 290622345 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 782 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 371639.827366 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 629.635316 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.307439 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.307439 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 290622345 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 290622345 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 290622345 # number of demand (read+write) hits
@@ -742,19 +743,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 76009.911765
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76009.911765 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76009.911765 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 2213775 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 31546.363307 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 9248170 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 2243553 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 4.122109 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 21352949250 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 2213775 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 31546.363307 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 9248170 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 2243553 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 4.122109 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 21352949250 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 14312.491305 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 20.144724 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 17213.727277 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 20.144724 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 17213.727277 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.436783 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000615 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.525321 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.962719 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.962719 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 29 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 6289580 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 6289609 # number of ReadReq hits
@@ -889,15 +890,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64876.329787
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 86543.412735 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 86536.159716 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 9598226 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4088.205485 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 655929620 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 9602322 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 68.309480 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 3516509250 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4088.205485 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.998097 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.998097 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 9598226 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4088.205485 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 655929620 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 9602322 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 68.309480 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 3516509250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4088.205485 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.998097 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.998097 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 488969047 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 488969047 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 166960447 # number of WriteReq hits
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
index 991abe176..0ee21876c 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 2.391205 # Nu
sim_ticks 2391205115000 # Number of ticks simulated
final_tick 2391205115000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1401168 # Simulator instruction rate (inst/s)
-host_op_rate 1563717 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 2177389973 # Simulator tick rate (ticks/s)
-host_mem_usage 243008 # Number of bytes of host memory used
-host_seconds 1098.20 # Real time elapsed on the host
+host_inst_rate 594937 # Simulator instruction rate (inst/s)
+host_op_rate 663956 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 924522029 # Simulator tick rate (ticks/s)
+host_mem_usage 240640 # Number of bytes of host memory used
+host_seconds 2586.42 # Real time elapsed on the host
sim_insts 1538759601 # Number of instructions simulated
sim_ops 1717270334 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 39424 # Number of bytes read from this memory
@@ -40,10 +40,10 @@ system.membus.trans_dist::ReadResp 1177898 # Tr
system.membus.trans_dist::Writeback 1017198 # Transaction distribution
system.membus.trans_dist::ReadExReq 780876 # Transaction distribution
system.membus.trans_dist::ReadExResp 780876 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 4934746 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 4934746 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 190462208 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 190462208 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4934746 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 4934746 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190462208 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 190462208 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 190462208 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 11113556000 # Layer occupancy (ticks)
@@ -115,15 +115,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 4782410230 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 7 # number of replacements
-system.cpu.icache.tags.tagsinuse 514.976015 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 1544564952 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 638 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 2420948.200627 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 514.976015 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.251453 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.251453 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 7 # number of replacements
+system.cpu.icache.tags.tagsinuse 514.976015 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 1544564952 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 638 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 2420948.200627 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 514.976015 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.251453 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.251453 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 1544564952 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 1544564952 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 1544564952 # number of demand (read+write) hits
@@ -193,19 +193,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 51656.739812
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51656.739812 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51656.739812 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 1926075 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 30987.094489 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 8967572 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 1955843 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 4.585016 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 154026636000 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 1926075 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 30987.094489 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 8967572 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 1955843 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 4.585016 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 154026636000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 15648.493745 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 24.153175 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 15314.447570 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 24.153175 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 15314.447570 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.477554 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000737 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.467360 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.945651 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.945651 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 22 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 6048805 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 6048827 # number of ReadReq hits
@@ -331,15 +331,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40108.766234
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40005.192635 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40005.225207 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 9111140 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4083.522356 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 645855059 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 9115236 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 70.854453 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 25914401000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4083.522356 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.996954 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.996954 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 9111140 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4083.522356 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 645855059 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 9115236 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 70.854453 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 25914401000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4083.522356 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.996954 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.996954 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 475158039 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 475158039 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 170696898 # number of WriteReq hits
@@ -445,12 +445,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 7226725 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 3697418 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1889149 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1889149 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 1276 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 21927890 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 21929166 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 40832 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 820009856 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 820050688 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1276 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21927890 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 21929166 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 40832 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 820009856 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 820050688 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 820050688 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 10104064000 # Layer occupancy (ticks)
diff --git a/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt
index cc029b4bd..776ec92d3 100644
--- a/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 5.882581 # Nu
sim_ticks 5882580526000 # Number of ticks simulated
final_tick 5882580526000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 548624 # Simulator instruction rate (inst/s)
-host_op_rate 854806 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1072884756 # Simulator tick rate (ticks/s)
-host_mem_usage 295308 # Number of bytes of host memory used
-host_seconds 5482.96 # Real time elapsed on the host
+host_inst_rate 645050 # Simulator instruction rate (inst/s)
+host_op_rate 1005047 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1261455450 # Simulator tick rate (ticks/s)
+host_mem_usage 245540 # Number of bytes of host memory used
+host_seconds 4663.33 # Real time elapsed on the host
sim_insts 3008081022 # Number of instructions simulated
sim_ops 4686862596 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 43200 # Number of bytes read from this memory
@@ -42,11 +42,9 @@ system.membus.trans_dist::ReadExReq 781295 # Tr
system.membus.trans_dist::ReadExResp 781295 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 4936239 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 4936239 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::system.physmem.port 4936239 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 4936239 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 190549120 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 190549120 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size::system.physmem.port 190549120 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 190549120 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 190549120 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
@@ -77,15 +75,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 11765161052 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 10 # number of replacements
-system.cpu.icache.tags.tagsinuse 555.705054 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 4013232208 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 675 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 5945529.197037 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 555.705054 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.271340 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.271340 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 10 # number of replacements
+system.cpu.icache.tags.tagsinuse 555.705054 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 4013232208 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 675 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 5945529.197037 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 555.705054 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.271340 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.271340 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 4013232208 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 4013232208 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 4013232208 # number of demand (read+write) hits
@@ -155,19 +153,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 53045.925926
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53045.925926 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 53045.925926 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 1926197 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 31136.249379 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 8965026 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 1955980 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 4.583393 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 340768635000 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 1926197 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 31136.249379 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 8965026 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 1955980 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 4.583393 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 340768635000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 15396.795533 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 25.641016 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 15713.812830 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 25.641016 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 15713.812830 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.469873 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.000783 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.479548 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.950203 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.950203 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.data 6045911 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 6045911 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 3697956 # number of Writeback hits
@@ -290,15 +288,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40045.925926
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000.064854 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000.080657 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 9108581 # number of replacements
-system.cpu.dcache.tags.tagsinuse 4084.587030 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 1668600407 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 9112677 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 183.107599 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 58853922000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 4084.587030 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.997214 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.997214 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 9108581 # number of replacements
+system.cpu.dcache.tags.tagsinuse 4084.587030 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 1668600407 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 9112677 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 183.107599 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 58853922000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 4084.587030 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.997214 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.997214 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 1231961896 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 1231961896 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 436638511 # number of WriteReq hits
@@ -396,12 +394,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 7223525 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 3697956 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1889827 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1889827 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 1350 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 21923310 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 21924660 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 43200 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 819880512 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 819923712 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1350 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 21923310 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 21924660 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 43200 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 819880512 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 819923712 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 819923712 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 10103610000 # Layer occupancy (ticks)
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt
index 9ab9303b1..5350fe782 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.041672 # Nu
sim_ticks 41671895000 # Number of ticks simulated
final_tick 41671895000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 84546 # Simulator instruction rate (inst/s)
-host_op_rate 84546 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 38336000 # Simulator tick rate (ticks/s)
-host_mem_usage 228812 # Number of bytes of host memory used
-host_seconds 1087.02 # Real time elapsed on the host
+host_inst_rate 101828 # Simulator instruction rate (inst/s)
+host_op_rate 101828 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 46172411 # Simulator tick rate (ticks/s)
+host_mem_usage 228672 # Number of bytes of host memory used
+host_seconds 902.53 # Real time elapsed on the host
sim_insts 91903056 # Number of instructions simulated
sim_ops 91903056 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 178816 # Number of bytes read from this memory
@@ -27,14 +27,15 @@ system.physmem.bw_inst_read::total 4291046 # In
system.physmem.bw_total::cpu.inst 4291046 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 3292771 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 7583816 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 4938 # Total number of read requests seen
-system.physmem.writeReqs 0 # Total number of write requests seen
-system.physmem.cpureqs 4938 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 4938 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 0 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 4938 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 0 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 316032 # Total number of bytes read from memory
system.physmem.bytesWritten 0 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 316032 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 443 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 270 # Track reads on a per bank basis
@@ -239,10 +240,10 @@ system.membus.trans_dist::ReadReq 3216 # Tr
system.membus.trans_dist::ReadResp 3216 # Transaction distribution
system.membus.trans_dist::ReadExReq 1722 # Transaction distribution
system.membus.trans_dist::ReadExResp 1722 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 9876 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 9876 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 316032 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 316032 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 9876 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 9876 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 316032 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 316032 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 316032 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 5784500 # Layer occupancy (ticks)
@@ -351,15 +352,15 @@ system.cpu.stage3.utilization 21.629101 # Pe
system.cpu.stage4.idleCycles 29484037 # Number of cycles 0 instructions are processed.
system.cpu.stage4.runCycles 53859754 # Number of cycles 1+ instructions are processed.
system.cpu.stage4.utilization 64.623595 # Percentage of cycles stage was utilized (processing insts).
-system.cpu.icache.tags.replacements 7635 # number of replacements
-system.cpu.icache.tags.tagsinuse 1492.268238 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 9945551 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 9520 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 1044.700735 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1492.268238 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.728647 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.728647 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 7635 # number of replacements
+system.cpu.icache.tags.tagsinuse 1492.268238 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 9945551 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 9520 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 1044.700735 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1492.268238 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.728647 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.728647 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 9945551 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 9945551 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 9945551 # number of demand (read+write) hits
@@ -441,12 +442,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 9995 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 107 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1748 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1748 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 19040 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 4553 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 23593 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 609280 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 149120 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 758400 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 19040 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4553 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 23593 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 609280 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 149120 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 758400 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 758400 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 6032000 # Layer occupancy (ticks)
@@ -455,19 +456,19 @@ system.cpu.toL2Bus.respLayer0.occupancy 14868500 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 3600000 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 2189.714615 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 6793 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 3282 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 2.069775 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 2189.714615 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 6793 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 3282 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 2.069775 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 17.843770 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 1820.865070 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 351.005775 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 1820.865070 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 351.005775 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.000545 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.055568 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.010712 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.066825 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.066825 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 6726 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 53 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 6779 # number of ReadReq hits
@@ -591,15 +592,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 52663.027917
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 55345.382463 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 53827.663021 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 157 # number of replacements
-system.cpu.dcache.tags.tagsinuse 1441.455272 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 26488508 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 2223 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 11915.658120 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 1441.455272 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.351918 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.351918 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 157 # number of replacements
+system.cpu.dcache.tags.tagsinuse 1441.455272 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 26488508 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 2223 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 11915.658120 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 1441.455272 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.351918 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.351918 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 19995622 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 19995622 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 6492886 # number of WriteReq hits
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
index b5b638e61..b7d057d9f 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.023492 # Nu
sim_ticks 23492267500 # Number of ticks simulated
final_tick 23492267500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 122951 # Simulator instruction rate (inst/s)
-host_op_rate 122951 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 34312389 # Simulator tick rate (ticks/s)
-host_mem_usage 231868 # Number of bytes of host memory used
-host_seconds 684.66 # Real time elapsed on the host
+host_inst_rate 120531 # Simulator instruction rate (inst/s)
+host_op_rate 120531 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 33636905 # Simulator tick rate (ticks/s)
+host_mem_usage 231740 # Number of bytes of host memory used
+host_seconds 698.41 # Real time elapsed on the host
sim_insts 84179709 # Number of instructions simulated
sim_ops 84179709 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 195904 # Number of bytes read from this memory
@@ -27,14 +27,15 @@ system.physmem.bw_inst_read::total 8339084 # In
system.physmem.bw_total::cpu.inst 8339084 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 5898111 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 14237195 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 5226 # Total number of read requests seen
-system.physmem.writeReqs 0 # Total number of write requests seen
-system.physmem.cpureqs 5226 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 5226 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 0 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 5226 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 0 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 334464 # Total number of bytes read from memory
system.physmem.bytesWritten 0 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 334464 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 469 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 291 # Track reads on a per bank basis
@@ -239,10 +240,10 @@ system.membus.trans_dist::ReadReq 3520 # Tr
system.membus.trans_dist::ReadResp 3520 # Transaction distribution
system.membus.trans_dist::ReadExReq 1706 # Transaction distribution
system.membus.trans_dist::ReadExResp 1706 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 10452 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 10452 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 334464 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 334464 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 10452 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 10452 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 334464 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 334464 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 334464 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 6824500 # Layer occupancy (ticks)
@@ -557,12 +558,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 12006 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 108 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1731 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1731 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 22984 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 4598 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 27582 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 735488 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 150592 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 886080 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 22984 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4598 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 27582 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 735488 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 150592 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 886080 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 886080 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 7030500 # Layer occupancy (ticks)
@@ -571,15 +572,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 17871250 # La
system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 3590750 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
-system.cpu.icache.tags.replacements 9559 # number of replacements
-system.cpu.icache.tags.tagsinuse 1595.799290 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 14741729 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 11492 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 1282.781848 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1595.799290 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.779199 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.779199 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 9559 # number of replacements
+system.cpu.icache.tags.tagsinuse 1595.799290 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 14741729 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 11492 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 1282.781848 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1595.799290 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.779199 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.779199 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 14741729 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 14741729 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 14741729 # number of demand (read+write) hits
@@ -655,19 +656,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 25714.605813
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 25714.605813 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 25714.605813 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 2404.485668 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 8502 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 3587 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 2.370226 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 2404.485668 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 8502 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 3587 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 2.370226 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 17.679636 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 2007.666457 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 379.139575 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 2007.666457 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 379.139575 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.000540 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.061269 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.011570 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.073379 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.073379 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 8431 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 55 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 8486 # number of ReadReq hits
@@ -791,15 +792,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 52525.726887
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 56117.436490 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 54013.681592 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 158 # number of replacements
-system.cpu.dcache.tags.tagsinuse 1457.925933 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 28096273 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 2245 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 12515.043653 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 1457.925933 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.355939 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.355939 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 158 # number of replacements
+system.cpu.dcache.tags.tagsinuse 1457.925933 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 28096273 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 2245 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 12515.043653 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 1457.925933 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.355939 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.355939 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 21603146 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 21603146 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 6492891 # number of WriteReq hits
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
index 847011ac3..be0605d18 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.118729 # Nu
sim_ticks 118729316000 # Number of ticks simulated
final_tick 118729316000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 852211 # Simulator instruction rate (inst/s)
-host_op_rate 852211 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1100968725 # Simulator tick rate (ticks/s)
+host_inst_rate 2022504 # Simulator instruction rate (inst/s)
+host_op_rate 2022504 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2612866318 # Simulator tick rate (ticks/s)
host_mem_usage 228676 # Number of bytes of host memory used
-host_seconds 107.84 # Real time elapsed on the host
+host_seconds 45.44 # Real time elapsed on the host
sim_insts 91903056 # Number of instructions simulated
sim_ops 91903056 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 167744 # Number of bytes read from this memory
@@ -32,10 +32,10 @@ system.membus.trans_dist::ReadReq 3043 # Tr
system.membus.trans_dist::ReadResp 3043 # Transaction distribution
system.membus.trans_dist::ReadExReq 1722 # Transaction distribution
system.membus.trans_dist::ReadExResp 1722 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 9530 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 9530 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 304960 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 304960 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 9530 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 9530 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 304960 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 304960 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 304960 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 4765000 # Layer occupancy (ticks)
@@ -97,15 +97,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 237458632 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 6681 # number of replacements
-system.cpu.icache.tags.tagsinuse 1418.052773 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 91894580 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 8510 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 10798.423032 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1418.052773 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.692409 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.692409 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 6681 # number of replacements
+system.cpu.icache.tags.tagsinuse 1418.052773 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 91894580 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 8510 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 10798.423032 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1418.052773 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.692409 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.692409 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 91894580 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 91894580 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 91894580 # number of demand (read+write) hits
@@ -175,19 +175,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 23935.605170
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23935.605170 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23935.605170 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 2074.070560 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 5956 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 3109 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 1.915729 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 2074.070560 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 5956 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 3109 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 1.915729 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 17.795178 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 1705.018003 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 351.257379 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 1705.018003 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 351.257379 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.000543 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.052033 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.010720 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.063296 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.063296 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 5889 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 53 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 5942 # number of ReadReq hits
@@ -311,15 +311,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 157 # number of replacements
-system.cpu.dcache.tags.tagsinuse 1442.043392 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 26495078 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 2223 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 11918.613585 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 1442.043392 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.352061 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.352061 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 157 # number of replacements
+system.cpu.dcache.tags.tagsinuse 1442.043392 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 26495078 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 2223 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 11918.613585 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 1442.043392 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.352061 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.352061 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 19995723 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 19995723 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 6499355 # number of WriteReq hits
@@ -417,12 +417,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 8985 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 107 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1748 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1748 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 17020 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 4553 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 21573 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 544640 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 149120 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 693760 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 17020 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4553 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 21573 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 544640 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 149120 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 693760 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 693760 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 5527000 # Layer occupancy (ticks)
diff --git a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt
index 191849c1b..cd02e0594 100644
--- a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.074201 # Nu
sim_ticks 74201024500 # Number of ticks simulated
final_tick 74201024500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 81530 # Simulator instruction rate (inst/s)
-host_op_rate 89268 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 35110326 # Simulator tick rate (ticks/s)
-host_mem_usage 249620 # Number of bytes of host memory used
-host_seconds 2113.37 # Real time elapsed on the host
+host_inst_rate 88798 # Simulator instruction rate (inst/s)
+host_op_rate 97225 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 38240010 # Simulator tick rate (ticks/s)
+host_mem_usage 245976 # Number of bytes of host memory used
+host_seconds 1940.40 # Real time elapsed on the host
sim_insts 172303021 # Number of instructions simulated
sim_ops 188656503 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 131328 # Number of bytes read from this memory
@@ -27,14 +27,15 @@ system.physmem.bw_inst_read::total 1769895 # In
system.physmem.bw_total::cpu.inst 1769895 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 1507688 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 3277583 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 3801 # Total number of read requests seen
-system.physmem.writeReqs 0 # Total number of write requests seen
-system.physmem.cpureqs 3803 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 3801 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 0 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 3801 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 0 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 243200 # Total number of bytes read from memory
system.physmem.bytesWritten 0 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 243200 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 2 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 308 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 215 # Track reads on a per bank basis
@@ -238,10 +239,10 @@ system.membus.trans_dist::UpgradeReq 2 # Tr
system.membus.trans_dist::UpgradeResp 2 # Transaction distribution
system.membus.trans_dist::ReadExReq 1075 # Transaction distribution
system.membus.trans_dist::ReadExResp 1075 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 7605 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 7605 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 243200 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 243200 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 7605 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 7605 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 243200 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 243200 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 243200 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 4684500 # Layer occupancy (ticks)
@@ -571,12 +572,12 @@ system.cpu.toL2Bus.trans_dist::UpgradeReq 2 # T
system.cpu.toL2Bus.trans_dist::UpgradeResp 2 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1083 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1083 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 8247 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 3732 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 11979 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 263808 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 119872 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 383680 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 8247 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3732 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 11979 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 263808 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 119872 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 383680 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 383680 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 128 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 3018000 # Layer occupancy (ticks)
@@ -585,15 +586,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 6609745 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 3106490 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
-system.cpu.icache.tags.replacements 2391 # number of replacements
-system.cpu.icache.tags.tagsinuse 1346.456608 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 36834377 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 4122 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 8936.044881 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1346.456608 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.657450 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.657450 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 2391 # number of replacements
+system.cpu.icache.tags.tagsinuse 1346.456608 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 36834377 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 4122 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 8936.044881 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1346.456608 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.657450 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.657450 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 36834377 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 36834377 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 36834377 # number of demand (read+write) hits
@@ -669,19 +670,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 39366.607030
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 39366.607030 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 39366.607030 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 1961.044100 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 2153 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 2735 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 0.787203 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 1961.044100 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 2153 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 2735 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 0.787203 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 4.994051 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 1423.034105 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 533.015945 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 1423.034105 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 533.015945 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.000152 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.043428 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.016266 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.059846 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.059846 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 2065 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 87 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 2152 # number of ReadReq hits
@@ -828,15 +829,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 54266.682903
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 53045.480549 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 53705.077611 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 57 # number of replacements
-system.cpu.dcache.tags.tagsinuse 1404.261851 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 46798452 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 1855 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 25228.276011 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 1404.261851 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.342837 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.342837 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 57 # number of replacements
+system.cpu.dcache.tags.tagsinuse 1404.261851 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 46798452 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 1855 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 25228.276011 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 1404.261851 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.342837 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.342837 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 34397014 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 34397014 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 12356557 # number of WriteReq hits
diff --git a/tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
index 371d1c275..3a3e9e512 100644
--- a/tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.232072 # Nu
sim_ticks 232072304000 # Number of ticks simulated
final_tick 232072304000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1198657 # Simulator instruction rate (inst/s)
-host_op_rate 1312657 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1618778979 # Simulator tick rate (ticks/s)
-host_mem_usage 245268 # Number of bytes of host memory used
-host_seconds 143.36 # Real time elapsed on the host
+host_inst_rate 705973 # Simulator instruction rate (inst/s)
+host_op_rate 773116 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 953412259 # Simulator tick rate (ticks/s)
+host_mem_usage 242928 # Number of bytes of host memory used
+host_seconds 243.41 # Real time elapsed on the host
sim_insts 171842483 # Number of instructions simulated
sim_ops 188185920 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 110656 # Number of bytes read from this memory
@@ -32,10 +32,10 @@ system.membus.trans_dist::ReadReq 2361 # Tr
system.membus.trans_dist::ReadResp 2361 # Transaction distribution
system.membus.trans_dist::ReadExReq 1092 # Transaction distribution
system.membus.trans_dist::ReadExResp 1092 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 6906 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 6906 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 220992 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 220992 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 6906 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 6906 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 220992 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 220992 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 220992 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 3453000 # Layer occupancy (ticks)
@@ -107,15 +107,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 464144608 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 1506 # number of replacements
-system.cpu.icache.tags.tagsinuse 1147.986161 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 189857001 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 3051 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 62227.794494 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1147.986161 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.560540 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.560540 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 1506 # number of replacements
+system.cpu.icache.tags.tagsinuse 1147.986161 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 189857001 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 3051 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 62227.794494 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1147.986161 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.560540 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.560540 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 189857001 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 189857001 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 189857001 # number of demand (read+write) hits
@@ -185,19 +185,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 34801.376598
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34801.376598 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34801.376598 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 1675.655740 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 1380 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 2369 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 0.582524 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 1675.655740 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1380 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 2369 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 0.582524 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 3.038044 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 1169.032828 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 503.584868 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 1169.032828 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 503.584868 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.000093 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.035676 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.015368 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.051137 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.051137 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 1322 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 57 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1379 # number of ReadReq hits
@@ -321,15 +321,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 40 # number of replacements
-system.cpu.dcache.tags.tagsinuse 1363.611259 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 42007358 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 1789 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 23480.915595 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 1363.611259 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.332913 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.332913 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 40 # number of replacements
+system.cpu.dcache.tags.tagsinuse 1363.611259 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 42007358 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 1789 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 23480.915595 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 1363.611259 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.332913 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.332913 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 29599357 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 29599357 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 12363187 # number of WriteReq hits
@@ -435,12 +435,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 3740 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 16 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1100 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1100 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 6102 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 3594 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 9696 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 195264 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 115520 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 310784 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 6102 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3594 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 9696 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 195264 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 115520 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 310784 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 310784 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 2444000 # Layer occupancy (ticks)
diff --git a/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt b/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt
index 6ce379f53..471075dde 100644
--- a/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.270563 # Nu
sim_ticks 270563082000 # Number of ticks simulated
final_tick 270563082000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 942019 # Simulator instruction rate (inst/s)
-host_op_rate 942020 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1317563963 # Simulator tick rate (ticks/s)
-host_mem_usage 238020 # Number of bytes of host memory used
-host_seconds 205.35 # Real time elapsed on the host
+host_inst_rate 872463 # Simulator instruction rate (inst/s)
+host_op_rate 872464 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1220278409 # Simulator tick rate (ticks/s)
+host_mem_usage 236504 # Number of bytes of host memory used
+host_seconds 221.72 # Real time elapsed on the host
sim_insts 193444518 # Number of instructions simulated
sim_ops 193444756 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 230208 # Number of bytes read from this memory
@@ -32,10 +32,10 @@ system.membus.trans_dist::ReadReq 4095 # Tr
system.membus.trans_dist::ReadResp 4095 # Transaction distribution
system.membus.trans_dist::ReadExReq 1078 # Transaction distribution
system.membus.trans_dist::ReadExResp 1078 # Transaction distribution
-system.membus.pkt_count_system.cpu.l2cache.mem_side 10346 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count 10346 # Packet count per connected master and slave (bytes)
-system.membus.tot_pkt_size_system.cpu.l2cache.mem_side 331072 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size 331072 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 10346 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 10346 # Packet count per connected master and slave (bytes)
+system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 331072 # Cumulative packet size per connected master and slave (bytes)
+system.membus.tot_pkt_size::total 331072 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 331072 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 5173000 # Layer occupancy (ticks)
@@ -65,15 +65,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 541126164 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 10362 # number of replacements
-system.cpu.icache.tags.tagsinuse 1591.579171 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 193433248 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 12288 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 15741.638021 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1591.579171 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.777138 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.777138 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 10362 # number of replacements
+system.cpu.icache.tags.tagsinuse 1591.579171 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 193433248 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 12288 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 15741.638021 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1591.579171 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.777138 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.777138 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 193433248 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 193433248 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 193433248 # number of demand (read+write) hits
@@ -143,19 +143,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 23294.433594
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23294.433594 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23294.433594 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 2678.340865 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 8691 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 4097 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 2.121308 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 2678.340865 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 8691 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 4097 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 2.121308 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 0.000453 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 2275.282924 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 403.057488 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 2275.282924 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 403.057488 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.000000 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.069436 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.012300 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.081736 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.081736 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 8691 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 8691 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 2 # number of Writeback hits
@@ -274,15 +274,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 2 # number of replacements
-system.cpu.dcache.tags.tagsinuse 1237.203941 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 76732337 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 1576 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 48688.031091 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 1237.203941 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.302052 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.302052 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 2 # number of replacements
+system.cpu.dcache.tags.tagsinuse 1237.203941 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 76732337 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 1576 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 48688.031091 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 1237.203941 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.302052 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.302052 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 57734570 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 57734570 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 18975362 # number of WriteReq hits
@@ -400,12 +400,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 12786 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 2 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1078 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1078 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 24576 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 3154 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 27730 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 786432 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 100992 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 887424 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 24576 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3154 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 27730 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 786432 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 100992 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 887424 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 887424 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 6935000 # Layer occupancy (ticks)
diff --git a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
index 2e8d78059..53040adf9 100644
--- a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.144471 # Nu
sim_ticks 144470654000 # Number of ticks simulated
final_tick 144470654000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 76550 # Simulator instruction rate (inst/s)
-host_op_rate 128304 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 83736451 # Simulator tick rate (ticks/s)
-host_mem_usage 279024 # Number of bytes of host memory used
-host_seconds 1725.30 # Real time elapsed on the host
+host_inst_rate 75912 # Simulator instruction rate (inst/s)
+host_op_rate 127236 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 83039301 # Simulator tick rate (ticks/s)
+host_mem_usage 277792 # Number of bytes of host memory used
+host_seconds 1739.79 # Real time elapsed on the host
sim_insts 132071192 # Number of instructions simulated
sim_ops 221362962 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 216768 # Number of bytes read from this memory
@@ -27,14 +27,15 @@ system.physmem.bw_inst_read::total 1500429 # In
system.physmem.bw_total::cpu.inst 1500429 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 865172 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 2365602 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.readReqs 5340 # Total number of read requests seen
-system.physmem.writeReqs 0 # Total number of write requests seen
-system.physmem.cpureqs 5492 # Reqs generatd by CPU via cache - shady
+system.physmem.readReqs 5340 # Total number of read requests accepted by DRAM controller
+system.physmem.writeReqs 0 # Total number of write requests accepted by DRAM controller
+system.physmem.readBursts 5340 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
+system.physmem.writeBursts 0 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 341760 # Total number of bytes read from memory
system.physmem.bytesWritten 0 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 341760 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
-system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
+system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 152 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 286 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 358 # Track reads on a per bank basis
@@ -242,11 +243,9 @@ system.membus.trans_dist::ReadExReq 1530 # Tr
system.membus.trans_dist::ReadExResp 1530 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 10983 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 10983 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::system.physmem.port 10983 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 10983 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 341696 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 341696 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size::system.physmem.port 341696 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 341696 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 341696 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
@@ -531,12 +530,12 @@ system.cpu.toL2Bus.trans_dist::UpgradeReq 153 # T
system.cpu.toL2Bus.trans_dist::UpgradeResp 153 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1537 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1537 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 13393 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 4315 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 17708 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 423616 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 128704 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 552320 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 13393 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 4315 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 17708 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 423616 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 128704 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 552320 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 552320 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 9856 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 4483500 # Layer occupancy (ticks)
@@ -545,15 +544,15 @@ system.cpu.toL2Bus.respLayer0.occupancy 10832250 # La
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 3515652 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
-system.cpu.icache.tags.replacements 4654 # number of replacements
-system.cpu.icache.tags.tagsinuse 1616.215170 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 22351029 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 6622 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 3375.268650 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1616.215170 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.789168 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.789168 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 4654 # number of replacements
+system.cpu.icache.tags.tagsinuse 1616.215170 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 22351029 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 6622 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 3375.268650 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1616.215170 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.789168 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.789168 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 22351029 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 22351029 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 22351029 # number of demand (read+write) hits
@@ -629,19 +628,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 38650.612637
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 38650.612637 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38650.612637 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 2537.222896 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 3276 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 3813 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 0.859166 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 2537.222896 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 3276 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 3813 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 0.859166 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 1.748933 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 2223.089774 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 312.384188 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 2223.089774 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 312.384188 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.000053 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.067843 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.009533 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.077430 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.077430 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 3232 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 38 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 3270 # number of ReadReq hits
@@ -781,15 +780,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 53112.234357
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 52681.515617 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 52954.736941 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 56 # number of replacements
-system.cpu.dcache.tags.tagsinuse 1433.333580 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 66124025 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 1997 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 33111.680020 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 1433.333580 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.349935 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.349935 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 56 # number of replacements
+system.cpu.dcache.tags.tagsinuse 1433.333580 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 66124025 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 1997 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 33111.680020 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 1433.333580 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.349935 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.349935 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 45609763 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 45609763 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 20514039 # number of WriteReq hits
diff --git a/tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt
index 8e5c309b6..2ebeaa506 100644
--- a/tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.250954 # Nu
sim_ticks 250953957000 # Number of ticks simulated
final_tick 250953957000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 679792 # Simulator instruction rate (inst/s)
-host_op_rate 1139391 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1291700674 # Simulator tick rate (ticks/s)
-host_mem_usage 272716 # Number of bytes of host memory used
-host_seconds 194.28 # Real time elapsed on the host
+host_inst_rate 352771 # Simulator instruction rate (inst/s)
+host_op_rate 591275 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 670313887 # Simulator tick rate (ticks/s)
+host_mem_usage 270496 # Number of bytes of host memory used
+host_seconds 374.38 # Real time elapsed on the host
sim_insts 132071193 # Number of instructions simulated
sim_ops 221362963 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 181760 # Number of bytes read from this memory
@@ -34,11 +34,9 @@ system.membus.trans_dist::ReadExReq 1575 # Tr
system.membus.trans_dist::ReadExResp 1575 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 9470 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 9470 # Packet count per connected master and slave (bytes)
-system.membus.pkt_count::system.physmem.port 9470 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 9470 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 303040 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 303040 # Cumulative packet size per connected master and slave (bytes)
-system.membus.tot_pkt_size::system.physmem.port 303040 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 303040 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 303040 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
@@ -69,15 +67,15 @@ system.cpu.num_idle_cycles 0 # Nu
system.cpu.num_busy_cycles 501907914 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
-system.cpu.icache.tags.replacements 2836 # number of replacements
-system.cpu.icache.tags.tagsinuse 1455.296642 # Cycle average of tags in use
-system.cpu.icache.tags.total_refs 173489674 # Total number of references to valid blocks.
-system.cpu.icache.tags.sampled_refs 4694 # Sample count of references to valid blocks.
-system.cpu.icache.tags.avg_refs 36959.879421 # Average number of references to valid blocks.
-system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.icache.tags.occ_blocks::cpu.inst 1455.296642 # Average occupied blocks per requestor
-system.cpu.icache.tags.occ_percent::cpu.inst 0.710594 # Average percentage of cache occupancy
-system.cpu.icache.tags.occ_percent::total 0.710594 # Average percentage of cache occupancy
+system.cpu.icache.tags.replacements 2836 # number of replacements
+system.cpu.icache.tags.tagsinuse 1455.296642 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 173489674 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 4694 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 36959.879421 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 1455.296642 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.710594 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.710594 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 173489674 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 173489674 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 173489674 # number of demand (read+write) hits
@@ -147,19 +145,19 @@ system.cpu.icache.demand_avg_mshr_miss_latency::total 36414.784832
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 36414.784832 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36414.784832 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.l2cache.tags.replacements 0 # number of replacements
-system.cpu.l2cache.tags.tagsinuse 2058.178686 # Cycle average of tags in use
-system.cpu.l2cache.tags.total_refs 1862 # Total number of references to valid blocks.
-system.cpu.l2cache.tags.sampled_refs 3164 # Sample count of references to valid blocks.
-system.cpu.l2cache.tags.avg_refs 0.588496 # Average number of references to valid blocks.
-system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.replacements 0 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 2058.178686 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 1862 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 3164 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 0.588496 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 0.021744 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.inst 1829.978580 # Average occupied blocks per requestor
-system.cpu.l2cache.tags.occ_blocks::cpu.data 228.178362 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 1829.978580 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 228.178362 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.000001 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.055847 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.006963 # Average percentage of cache occupancy
-system.cpu.l2cache.tags.occ_percent::total 0.062811 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.062811 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 1854 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 7 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1861 # number of ReadReq hits
@@ -283,15 +281,15 @@ system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.tags.replacements 41 # number of replacements
-system.cpu.dcache.tags.tagsinuse 1363.457571 # Cycle average of tags in use
-system.cpu.dcache.tags.total_refs 77195831 # Total number of references to valid blocks.
-system.cpu.dcache.tags.sampled_refs 1905 # Sample count of references to valid blocks.
-system.cpu.dcache.tags.avg_refs 40522.745932 # Average number of references to valid blocks.
-system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.tags.occ_blocks::cpu.data 1363.457571 # Average occupied blocks per requestor
-system.cpu.dcache.tags.occ_percent::cpu.data 0.332875 # Average percentage of cache occupancy
-system.cpu.dcache.tags.occ_percent::total 0.332875 # Average percentage of cache occupancy
+system.cpu.dcache.tags.replacements 41 # number of replacements
+system.cpu.dcache.tags.tagsinuse 1363.457571 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 77195831 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 1905 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 40522.745932 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 1363.457571 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.332875 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.332875 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 56681678 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 56681678 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 20514153 # number of WriteReq hits
@@ -389,12 +387,12 @@ system.cpu.toL2Bus.trans_dist::ReadResp 5021 # Tr
system.cpu.toL2Bus.trans_dist::Writeback 7 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 1578 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 1578 # Transaction distribution
-system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side 9388 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side 3817 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.pkt_count 13205 # Packet count per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side 300416 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side 122368 # Cumulative packet size per connected master and slave (bytes)
-system.cpu.toL2Bus.tot_pkt_size 422784 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9388 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 3817 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 13205 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 300416 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 122368 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.tot_pkt_size::total 422784 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 422784 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 3310000 # Layer occupancy (ticks)