summaryrefslogtreecommitdiff
path: root/tests/long
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long')
-rw-r--r--tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini4
-rwxr-xr-xtests/long/00.gzip/ref/alpha/tru64/o3-timing/simout10
-rw-r--r--tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt14
-rw-r--r--tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini4
-rwxr-xr-xtests/long/00.gzip/ref/sparc/linux/o3-timing/simout10
-rw-r--r--tests/long/00.gzip/ref/sparc/linux/o3-timing/stats.txt10
-rw-r--r--tests/long/30.eon/ref/alpha/tru64/o3-timing/config.ini4
-rwxr-xr-xtests/long/30.eon/ref/alpha/tru64/o3-timing/simout10
-rw-r--r--tests/long/30.eon/ref/alpha/tru64/o3-timing/stats.txt14
-rw-r--r--tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini4
-rwxr-xr-xtests/long/40.perlbmk/ref/alpha/tru64/o3-timing/simout10
-rw-r--r--tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt14
-rw-r--r--tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.ini4
-rwxr-xr-xtests/long/50.vortex/ref/alpha/tru64/o3-timing/simout10
-rw-r--r--tests/long/50.vortex/ref/alpha/tru64/o3-timing/stats.txt14
-rw-r--r--tests/long/60.bzip2/ref/alpha/tru64/o3-timing/config.ini4
-rwxr-xr-xtests/long/60.bzip2/ref/alpha/tru64/o3-timing/simout10
-rw-r--r--tests/long/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt14
-rw-r--r--tests/long/70.twolf/ref/alpha/tru64/o3-timing/config.ini4
-rwxr-xr-xtests/long/70.twolf/ref/alpha/tru64/o3-timing/simout10
-rw-r--r--tests/long/70.twolf/ref/alpha/tru64/o3-timing/stats.txt14
21 files changed, 96 insertions, 96 deletions
diff --git a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini
index b2e89e8ab..a28c57257 100644
--- a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/config.ini
@@ -356,12 +356,12 @@ type=ExeTracer
[system.cpu.workload]
type=LiveProcess
cmd=gzip input.log 1
-cwd=build/ALPHA_SE/tests/fast/long/00.gzip/alpha/tru64/o3-timing
+cwd=build/ALPHA_SE/tests/opt/long/00.gzip/alpha/tru64/o3-timing
egid=100
env=
errout=cerr
euid=100
-executable=/dist/m5/cpu2000/binaries/alpha/tru64/gzip
+executable=/home/stever/m5/dist/cpu2000/binaries/alpha/tru64/gzip
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/simout b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/simout
index 635bbafa8..45435b4fd 100755
--- a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/simout
@@ -5,11 +5,11 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Apr 8 2009 12:30:02
-M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
-M5 started Apr 8 2009 12:37:48
-M5 executing on maize
-command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/00.gzip/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/00.gzip/alpha/tru64/o3-timing
+M5 compiled Apr 14 2009 23:40:03
+M5 revision 4208b24ee3ad 6033 default qtip tip new-thread-status-stats-update
+M5 started Apr 14 2009 23:40:05
+M5 executing on phenom
+command line: build/ALPHA_SE/m5.opt -d build/ALPHA_SE/tests/opt/long/00.gzip/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/opt/long/00.gzip/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
diff --git a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt
index ace5a05aa..5e89094d1 100644
--- a/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/00.gzip/ref/alpha/tru64/o3-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 312901 # Simulator instruction rate (inst/s)
-host_mem_usage 206004 # Number of bytes of host memory used
-host_seconds 1807.45 # Real time elapsed on the host
-host_tick_rate 92438667 # Simulator tick rate (ticks/s)
+host_inst_rate 252050 # Simulator instruction rate (inst/s)
+host_mem_usage 207828 # Number of bytes of host memory used
+host_seconds 2243.81 # Real time elapsed on the host
+host_tick_rate 74461791 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 565552443 # Number of instructions simulated
sim_seconds 0.167078 # Number of seconds simulated
@@ -20,9 +20,9 @@ system.cpu.commit.COM:branches 62547159 # Nu
system.cpu.commit.COM:bw_lim_events 17700250 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle.samples 322711249
+system.cpu.commit.COM:committed_per_cycle.samples 322711250
system.cpu.commit.COM:committed_per_cycle.min_value 0
- 0 108088757 3349.40%
+ 0 108088758 3349.40%
1 100475751 3113.49%
2 37367184 1157.91%
3 9733028 301.60%
@@ -144,7 +144,7 @@ system.cpu.fetch.CacheLines 66014406 # Nu
system.cpu.fetch.Cycles 197129335 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 1352914 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 698864013 # Number of instructions fetch has processed
-system.cpu.fetch.SquashCycles 4233116 # Number of cycles fetch has spent squashing
+system.cpu.fetch.SquashCycles 4233115 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.227555 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 66014406 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 67411078 # Number of branches that fetch has predicted taken
diff --git a/tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini b/tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini
index 35d154fac..4fb648418 100644
--- a/tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini
+++ b/tests/long/00.gzip/ref/sparc/linux/o3-timing/config.ini
@@ -356,12 +356,12 @@ type=ExeTracer
[system.cpu.workload]
type=LiveProcess
cmd=gzip input.log 1
-cwd=build/SPARC_SE/tests/fast/long/00.gzip/sparc/linux/o3-timing
+cwd=build/SPARC_SE/tests/opt/long/00.gzip/sparc/linux/o3-timing
egid=100
env=
errout=cerr
euid=100
-executable=/dist/m5/cpu2000/binaries/sparc/linux/gzip
+executable=/home/stever/m5/dist/cpu2000/binaries/sparc/linux/gzip
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/00.gzip/ref/sparc/linux/o3-timing/simout b/tests/long/00.gzip/ref/sparc/linux/o3-timing/simout
index f6e5574f7..6ef7c085b 100755
--- a/tests/long/00.gzip/ref/sparc/linux/o3-timing/simout
+++ b/tests/long/00.gzip/ref/sparc/linux/o3-timing/simout
@@ -5,11 +5,11 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Apr 8 2009 12:30:02
-M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
-M5 started Apr 8 2009 12:30:04
-M5 executing on maize
-command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/long/00.gzip/sparc/linux/o3-timing -re tests/run.py build/SPARC_SE/tests/fast/long/00.gzip/sparc/linux/o3-timing
+M5 compiled Apr 14 2009 21:09:22
+M5 revision 4208b24ee3ad 6033 default qtip tip new-thread-status-stats-update
+M5 started Apr 14 2009 23:40:01
+M5 executing on phenom
+command line: build/SPARC_SE/m5.opt -d build/SPARC_SE/tests/opt/long/00.gzip/sparc/linux/o3-timing -re tests/run.py build/SPARC_SE/tests/opt/long/00.gzip/sparc/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
spec_init
diff --git a/tests/long/00.gzip/ref/sparc/linux/o3-timing/stats.txt b/tests/long/00.gzip/ref/sparc/linux/o3-timing/stats.txt
index c367ac34c..cec6a0403 100644
--- a/tests/long/00.gzip/ref/sparc/linux/o3-timing/stats.txt
+++ b/tests/long/00.gzip/ref/sparc/linux/o3-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 150366 # Simulator instruction rate (inst/s)
-host_mem_usage 208016 # Number of bytes of host memory used
-host_seconds 9347.96 # Real time elapsed on the host
-host_tick_rate 117957212 # Simulator tick rate (ticks/s)
+host_inst_rate 120324 # Simulator instruction rate (inst/s)
+host_mem_usage 213384 # Number of bytes of host memory used
+host_seconds 11681.98 # Real time elapsed on the host
+host_tick_rate 94389741 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1405618365 # Number of instructions simulated
sim_seconds 1.102659 # Number of seconds simulated
@@ -133,7 +133,7 @@ system.cpu.fetch.CacheLines 354588619 # Nu
system.cpu.fetch.Cycles 1199300749 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 10659931 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 3732201000 # Number of instructions fetch has processed
-system.cpu.fetch.SquashCycles 88873600 # Number of cycles fetch has spent squashing
+system.cpu.fetch.SquashCycles 88873599 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.115384 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 354588619 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 182414509 # Number of branches that fetch has predicted taken
diff --git a/tests/long/30.eon/ref/alpha/tru64/o3-timing/config.ini b/tests/long/30.eon/ref/alpha/tru64/o3-timing/config.ini
index e8b0d97b4..7a03ec602 100644
--- a/tests/long/30.eon/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/30.eon/ref/alpha/tru64/o3-timing/config.ini
@@ -356,12 +356,12 @@ type=ExeTracer
[system.cpu.workload]
type=LiveProcess
cmd=eon chair.control.cook chair.camera chair.surfaces chair.cook.ppm ppm pixels_out.cook
-cwd=build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/o3-timing
+cwd=build/ALPHA_SE/tests/opt/long/30.eon/alpha/tru64/o3-timing
egid=100
env=
errout=cerr
euid=100
-executable=/dist/m5/cpu2000/binaries/alpha/tru64/eon
+executable=/home/stever/m5/dist/cpu2000/binaries/alpha/tru64/eon
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/30.eon/ref/alpha/tru64/o3-timing/simout b/tests/long/30.eon/ref/alpha/tru64/o3-timing/simout
index cebbf9144..88f7ed959 100755
--- a/tests/long/30.eon/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/30.eon/ref/alpha/tru64/o3-timing/simout
@@ -5,11 +5,11 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Apr 8 2009 12:30:02
-M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
-M5 started Apr 8 2009 12:46:50
-M5 executing on maize
-command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/30.eon/alpha/tru64/o3-timing
+M5 compiled Apr 14 2009 23:40:03
+M5 revision 4208b24ee3ad 6033 default qtip tip new-thread-status-stats-update
+M5 started Apr 14 2009 23:48:49
+M5 executing on phenom
+command line: build/ALPHA_SE/m5.opt -d build/ALPHA_SE/tests/opt/long/30.eon/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/opt/long/30.eon/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
diff --git a/tests/long/30.eon/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/30.eon/ref/alpha/tru64/o3-timing/stats.txt
index 1ba62881c..a28684bb7 100644
--- a/tests/long/30.eon/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/30.eon/ref/alpha/tru64/o3-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 244825 # Simulator instruction rate (inst/s)
-host_mem_usage 213432 # Number of bytes of host memory used
-host_seconds 1534.05 # Real time elapsed on the host
-host_tick_rate 88000012 # Simulator tick rate (ticks/s)
+host_inst_rate 195698 # Simulator instruction rate (inst/s)
+host_mem_usage 215252 # Number of bytes of host memory used
+host_seconds 1919.15 # Real time elapsed on the host
+host_tick_rate 70341803 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 375574819 # Number of instructions simulated
sim_seconds 0.134997 # Number of seconds simulated
@@ -20,9 +20,9 @@ system.cpu.commit.COM:branches 44587532 # Nu
system.cpu.commit.COM:bw_lim_events 13163574 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle.samples 254545672
+system.cpu.commit.COM:committed_per_cycle.samples 254545673
system.cpu.commit.COM:committed_per_cycle.min_value 0
- 0 123085209 4835.49%
+ 0 123085210 4835.49%
1 50466868 1982.63%
2 18758377 736.94%
3 19955031 783.95%
@@ -144,7 +144,7 @@ system.cpu.fetch.CacheLines 63866189 # Nu
system.cpu.fetch.Cycles 169616790 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 1519057 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 544903543 # Number of instructions fetch has processed
-system.cpu.fetch.SquashCycles 6123543 # Number of cycles fetch has spent squashing
+system.cpu.fetch.SquashCycles 6123542 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.230412 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 63866189 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 50640538 # Number of branches that fetch has predicted taken
diff --git a/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini b/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini
index c9c4bd8a4..5c8cc4e1c 100644
--- a/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini
@@ -356,12 +356,12 @@ type=ExeTracer
[system.cpu.workload]
type=LiveProcess
cmd=perlbmk -I. -I lib lgred.makerand.pl
-cwd=build/ALPHA_SE/tests/fast/long/40.perlbmk/alpha/tru64/o3-timing
+cwd=build/ALPHA_SE/tests/opt/long/40.perlbmk/alpha/tru64/o3-timing
egid=100
env=
errout=cerr
euid=100
-executable=/dist/m5/cpu2000/binaries/alpha/tru64/perlbmk
+executable=/home/stever/m5/dist/cpu2000/binaries/alpha/tru64/perlbmk
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/simout b/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/simout
index 2c39c411e..006c533dd 100755
--- a/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/simout
@@ -5,11 +5,11 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Apr 8 2009 12:30:02
-M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
-M5 started Apr 8 2009 12:41:37
-M5 executing on maize
-command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/40.perlbmk/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/40.perlbmk/alpha/tru64/o3-timing
+M5 compiled Apr 14 2009 23:40:03
+M5 revision 4208b24ee3ad 6033 default qtip tip new-thread-status-stats-update
+M5 started Apr 14 2009 23:46:17
+M5 executing on phenom
+command line: build/ALPHA_SE/m5.opt -d build/ALPHA_SE/tests/opt/long/40.perlbmk/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/opt/long/40.perlbmk/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
diff --git a/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
index 4f72e1349..ad125d151 100644
--- a/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 236247 # Simulator instruction rate (inst/s)
-host_mem_usage 213344 # Number of bytes of host memory used
-host_seconds 7716.70 # Real time elapsed on the host
-host_tick_rate 91380999 # Simulator tick rate (ticks/s)
+host_inst_rate 193760 # Simulator instruction rate (inst/s)
+host_mem_usage 215160 # Number of bytes of host memory used
+host_seconds 9408.76 # Real time elapsed on the host
+host_tick_rate 74947150 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1823043370 # Number of instructions simulated
sim_seconds 0.705159 # Number of seconds simulated
@@ -20,9 +20,9 @@ system.cpu.commit.COM:branches 266706457 # Nu
system.cpu.commit.COM:bw_lim_events 68860244 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle.samples 1310002800
+system.cpu.commit.COM:committed_per_cycle.samples 1310002801
system.cpu.commit.COM:committed_per_cycle.min_value 0
- 0 603585596 4607.51%
+ 0 603585597 4607.51%
1 273587005 2088.45%
2 174037133 1328.52%
3 65399708 499.23%
@@ -144,7 +144,7 @@ system.cpu.fetch.CacheLines 348447899 # Nu
system.cpu.fetch.Cycles 928021937 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 4387629 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 3030218619 # Number of instructions fetch has processed
-system.cpu.fetch.SquashCycles 29544622 # Number of cycles fetch has spent squashing
+system.cpu.fetch.SquashCycles 29544621 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.247763 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 348447899 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 290350352 # Number of branches that fetch has predicted taken
diff --git a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.ini b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.ini
index bf2f959df..e2f1cbbca 100644
--- a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/config.ini
@@ -356,12 +356,12 @@ type=ExeTracer
[system.cpu.workload]
type=LiveProcess
cmd=vortex lendian.raw
-cwd=build/ALPHA_SE/tests/fast/long/50.vortex/alpha/tru64/o3-timing
+cwd=build/ALPHA_SE/tests/opt/long/50.vortex/alpha/tru64/o3-timing
egid=100
env=
errout=cerr
euid=100
-executable=/dist/m5/cpu2000/binaries/alpha/tru64/vortex
+executable=/home/stever/m5/dist/cpu2000/binaries/alpha/tru64/vortex
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/simout b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/simout
index dc258abe3..f4ca6413a 100755
--- a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/simout
@@ -5,11 +5,11 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Apr 8 2009 12:30:02
-M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
-M5 started Apr 8 2009 12:36:30
-M5 executing on maize
-command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/50.vortex/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/50.vortex/alpha/tru64/o3-timing
+M5 compiled Apr 14 2009 23:40:03
+M5 revision 4208b24ee3ad 6033 default qtip tip new-thread-status-stats-update
+M5 started Apr 14 2009 23:40:05
+M5 executing on phenom
+command line: build/ALPHA_SE/m5.opt -d build/ALPHA_SE/tests/opt/long/50.vortex/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/opt/long/50.vortex/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
diff --git a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
index 9dcaad468..bae501a90 100644
--- a/tests/long/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 259851 # Simulator instruction rate (inst/s)
-host_mem_usage 216888 # Number of bytes of host memory used
-host_seconds 306.30 # Real time elapsed on the host
-host_tick_rate 88589448 # Simulator tick rate (ticks/s)
+host_inst_rate 213847 # Simulator instruction rate (inst/s)
+host_mem_usage 218620 # Number of bytes of host memory used
+host_seconds 372.19 # Real time elapsed on the host
+host_tick_rate 72905538 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 79591756 # Number of instructions simulated
sim_seconds 0.027135 # Number of seconds simulated
@@ -20,9 +20,9 @@ system.cpu.commit.COM:branches 13754477 # Nu
system.cpu.commit.COM:bw_lim_events 3320894 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle.samples 51751168
+system.cpu.commit.COM:committed_per_cycle.samples 51751169
system.cpu.commit.COM:committed_per_cycle.min_value 0
- 0 22506445 4348.97%
+ 0 22506446 4348.97%
1 11357579 2194.65%
2 5114502 988.29%
3 3560855 688.07%
@@ -144,7 +144,7 @@ system.cpu.fetch.CacheLines 13386072 # Nu
system.cpu.fetch.Cycles 33247230 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 153162 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 103308065 # Number of instructions fetch has processed
-system.cpu.fetch.SquashCycles 567638 # Number of cycles fetch has spent squashing
+system.cpu.fetch.SquashCycles 567637 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.299421 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 13386072 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 9981179 # Number of branches that fetch has predicted taken
diff --git a/tests/long/60.bzip2/ref/alpha/tru64/o3-timing/config.ini b/tests/long/60.bzip2/ref/alpha/tru64/o3-timing/config.ini
index c5cc148d0..e924b3603 100644
--- a/tests/long/60.bzip2/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/60.bzip2/ref/alpha/tru64/o3-timing/config.ini
@@ -356,12 +356,12 @@ type=ExeTracer
[system.cpu.workload]
type=LiveProcess
cmd=bzip2 input.source 1
-cwd=build/ALPHA_SE/tests/fast/long/60.bzip2/alpha/tru64/o3-timing
+cwd=build/ALPHA_SE/tests/opt/long/60.bzip2/alpha/tru64/o3-timing
egid=100
env=
errout=cerr
euid=100
-executable=/dist/m5/cpu2000/binaries/alpha/tru64/bzip2
+executable=/home/stever/m5/dist/cpu2000/binaries/alpha/tru64/bzip2
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/60.bzip2/ref/alpha/tru64/o3-timing/simout b/tests/long/60.bzip2/ref/alpha/tru64/o3-timing/simout
index e092c3b04..2efc71f10 100755
--- a/tests/long/60.bzip2/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/60.bzip2/ref/alpha/tru64/o3-timing/simout
@@ -5,11 +5,11 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Apr 8 2009 12:30:02
-M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
-M5 started Apr 8 2009 12:33:27
-M5 executing on maize
-command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/60.bzip2/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/60.bzip2/alpha/tru64/o3-timing
+M5 compiled Apr 14 2009 23:40:03
+M5 revision 4208b24ee3ad 6033 default qtip tip new-thread-status-stats-update
+M5 started Apr 15 2009 00:17:29
+M5 executing on phenom
+command line: build/ALPHA_SE/m5.opt -d build/ALPHA_SE/tests/opt/long/60.bzip2/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/opt/long/60.bzip2/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
diff --git a/tests/long/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
index 3fa048f88..a08661a40 100644
--- a/tests/long/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 226919 # Simulator instruction rate (inst/s)
-host_mem_usage 205788 # Number of bytes of host memory used
-host_seconds 7650.48 # Real time elapsed on the host
-host_tick_rate 97027777 # Simulator tick rate (ticks/s)
+host_inst_rate 188573 # Simulator instruction rate (inst/s)
+host_mem_usage 207604 # Number of bytes of host memory used
+host_seconds 9206.20 # Real time elapsed on the host
+host_tick_rate 80631433 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 1736043781 # Number of instructions simulated
sim_seconds 0.742309 # Number of seconds simulated
@@ -20,9 +20,9 @@ system.cpu.commit.COM:branches 214632552 # Nu
system.cpu.commit.COM:bw_lim_events 62782585 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle.samples 1379215338
+system.cpu.commit.COM:committed_per_cycle.samples 1379215339
system.cpu.commit.COM:committed_per_cycle.min_value 0
- 0 736540830 5340.29%
+ 0 736540831 5340.29%
1 260049504 1885.49%
2 126970462 920.60%
3 77723426 563.53%
@@ -152,7 +152,7 @@ system.cpu.fetch.CacheLines 355180518 # Nu
system.cpu.fetch.Cycles 920206770 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 7941781 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 2863046502 # Number of instructions fetch has processed
-system.cpu.fetch.SquashCycles 28103166 # Number of cycles fetch has spent squashing
+system.cpu.fetch.SquashCycles 28103165 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.232721 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 355180518 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 336596037 # Number of branches that fetch has predicted taken
diff --git a/tests/long/70.twolf/ref/alpha/tru64/o3-timing/config.ini b/tests/long/70.twolf/ref/alpha/tru64/o3-timing/config.ini
index 6e7be67dd..7120f53fd 100644
--- a/tests/long/70.twolf/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/70.twolf/ref/alpha/tru64/o3-timing/config.ini
@@ -356,12 +356,12 @@ type=ExeTracer
[system.cpu.workload]
type=LiveProcess
cmd=twolf smred
-cwd=build/ALPHA_SE/tests/fast/long/70.twolf/alpha/tru64/o3-timing
+cwd=build/ALPHA_SE/tests/opt/long/70.twolf/alpha/tru64/o3-timing
egid=100
env=
errout=cerr
euid=100
-executable=/dist/m5/cpu2000/binaries/alpha/tru64/twolf
+executable=/home/stever/m5/dist/cpu2000/binaries/alpha/tru64/twolf
gid=100
input=cin
max_stack_size=67108864
diff --git a/tests/long/70.twolf/ref/alpha/tru64/o3-timing/simout b/tests/long/70.twolf/ref/alpha/tru64/o3-timing/simout
index dfd4eec8c..9b3fabe8e 100755
--- a/tests/long/70.twolf/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/70.twolf/ref/alpha/tru64/o3-timing/simout
@@ -5,11 +5,11 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Apr 8 2009 12:30:02
-M5 revision 233a4a1a6110 6024 default qtip tip test_unifytlb.diff
-M5 started Apr 8 2009 12:37:03
-M5 executing on maize
-command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/long/70.twolf/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/fast/long/70.twolf/alpha/tru64/o3-timing
+M5 compiled Apr 14 2009 23:40:03
+M5 revision 4208b24ee3ad 6033 default qtip tip new-thread-status-stats-update
+M5 started Apr 14 2009 23:40:05
+M5 executing on phenom
+command line: build/ALPHA_SE/m5.opt -d build/ALPHA_SE/tests/opt/long/70.twolf/alpha/tru64/o3-timing -re tests/run.py build/ALPHA_SE/tests/opt/long/70.twolf/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
info: Increasing stack size by one page.
diff --git a/tests/long/70.twolf/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
index e30cf0c3d..dce6864cd 100644
--- a/tests/long/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 205890 # Simulator instruction rate (inst/s)
-host_mem_usage 211060 # Number of bytes of host memory used
-host_seconds 408.86 # Real time elapsed on the host
-host_tick_rate 99836021 # Simulator tick rate (ticks/s)
+host_inst_rate 160619 # Simulator instruction rate (inst/s)
+host_mem_usage 212880 # Number of bytes of host memory used
+host_seconds 524.10 # Real time elapsed on the host
+host_tick_rate 77883837 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 84179709 # Number of instructions simulated
sim_seconds 0.040819 # Number of seconds simulated
@@ -20,9 +20,9 @@ system.cpu.commit.COM:branches 10240685 # Nu
system.cpu.commit.COM:bw_lim_events 2855802 # number cycles where commit BW limit reached
system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits
system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle
-system.cpu.commit.COM:committed_per_cycle.samples 73457196
+system.cpu.commit.COM:committed_per_cycle.samples 73457197
system.cpu.commit.COM:committed_per_cycle.min_value 0
- 0 36278941 4938.79%
+ 0 36278942 4938.79%
1 18156304 2471.68%
2 7455517 1014.95%
3 3880419 528.26%
@@ -144,7 +144,7 @@ system.cpu.fetch.CacheLines 19230003 # Nu
system.cpu.fetch.Cycles 50198038 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes 519723 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts 167554902 # Number of instructions fetch has processed
-system.cpu.fetch.SquashCycles 2079597 # Number of cycles fetch has spent squashing
+system.cpu.fetch.SquashCycles 2079596 # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate 0.238476 # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles 19230003 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches 14728574 # Number of branches that fetch has predicted taken