summaryrefslogtreecommitdiff
path: root/tests/long
diff options
context:
space:
mode:
Diffstat (limited to 'tests/long')
-rw-r--r--tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/config.ini9
-rwxr-xr-xtests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/simout6
-rw-r--r--tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt184
-rw-r--r--tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/config.ini9
-rwxr-xr-xtests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/simout6
-rw-r--r--tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt131
-rw-r--r--tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/config.ini12
-rwxr-xr-xtests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/simout8
-rw-r--r--tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt149
-rw-r--r--tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/config.ini10
-rwxr-xr-xtests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/simout8
-rw-r--r--tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt218
-rw-r--r--tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/config.ini12
-rwxr-xr-xtests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/simout8
-rw-r--r--tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt149
-rwxr-xr-xtests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/simout6
-rw-r--r--tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt149
-rw-r--r--tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/config.ini9
-rw-r--r--tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/ruby.stats34
-rwxr-xr-xtests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/simout10
-rw-r--r--tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/stats.txt85
-rw-r--r--tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/config.ini8
-rwxr-xr-xtests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/simerr1
-rwxr-xr-xtests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/simout6
-rw-r--r--tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt158
-rw-r--r--tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/config.ini6
-rwxr-xr-xtests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/simout6
-rw-r--r--tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/stats.txt87
-rw-r--r--tests/long/se/00.gzip/ref/alpha/tru64/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/00.gzip/ref/alpha/tru64/o3-timing/simout6
-rw-r--r--tests/long/se/00.gzip/ref/alpha/tru64/o3-timing/stats.txt89
-rw-r--r--tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/simerr1
-rwxr-xr-xtests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/simout6
-rw-r--r--tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/stats.txt42
-rw-r--r--tests/long/se/00.gzip/ref/alpha/tru64/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/00.gzip/ref/alpha/tru64/simple-timing/simout6
-rw-r--r--tests/long/se/00.gzip/ref/alpha/tru64/simple-timing/stats.txt87
-rw-r--r--tests/long/se/00.gzip/ref/arm/linux/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/00.gzip/ref/arm/linux/o3-timing/simout6
-rw-r--r--tests/long/se/00.gzip/ref/arm/linux/o3-timing/stats.txt92
-rw-r--r--tests/long/se/00.gzip/ref/arm/linux/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/00.gzip/ref/arm/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/00.gzip/ref/arm/linux/simple-atomic/stats.txt42
-rw-r--r--tests/long/se/00.gzip/ref/arm/linux/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/00.gzip/ref/arm/linux/simple-timing/simout6
-rw-r--r--tests/long/se/00.gzip/ref/arm/linux/simple-timing/stats.txt87
-rw-r--r--tests/long/se/00.gzip/ref/sparc/linux/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/00.gzip/ref/sparc/linux/o3-timing/simout6
-rw-r--r--tests/long/se/00.gzip/ref/sparc/linux/o3-timing/stats.txt91
-rw-r--r--tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/00.gzip/ref/sparc/linux/simple-atomic/simerr1
-rwxr-xr-xtests/long/se/00.gzip/ref/sparc/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/stats.txt44
-rw-r--r--tests/long/se/00.gzip/ref/sparc/linux/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/00.gzip/ref/sparc/linux/simple-timing/simout6
-rw-r--r--tests/long/se/00.gzip/ref/sparc/linux/simple-timing/stats.txt91
-rwxr-xr-xtests/long/se/00.gzip/ref/x86/linux/o3-timing/simout6
-rw-r--r--tests/long/se/00.gzip/ref/x86/linux/o3-timing/stats.txt87
-rwxr-xr-xtests/long/se/00.gzip/ref/x86/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/00.gzip/ref/x86/linux/simple-atomic/stats.txt42
-rwxr-xr-xtests/long/se/00.gzip/ref/x86/linux/simple-timing/simout6
-rw-r--r--tests/long/se/00.gzip/ref/x86/linux/simple-timing/stats.txt87
-rw-r--r--tests/long/se/10.mcf/ref/arm/linux/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/10.mcf/ref/arm/linux/o3-timing/simout6
-rw-r--r--tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt89
-rw-r--r--tests/long/se/10.mcf/ref/arm/linux/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/10.mcf/ref/arm/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt42
-rw-r--r--tests/long/se/10.mcf/ref/arm/linux/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/10.mcf/ref/arm/linux/simple-timing/simout6
-rw-r--r--tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt87
-rw-r--r--tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/10.mcf/ref/sparc/linux/simple-atomic/simerr1
-rwxr-xr-xtests/long/se/10.mcf/ref/sparc/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/stats.txt44
-rw-r--r--tests/long/se/10.mcf/ref/sparc/linux/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/10.mcf/ref/sparc/linux/simple-timing/simout6
-rw-r--r--tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt91
-rwxr-xr-xtests/long/se/10.mcf/ref/x86/linux/o3-timing/simout6
-rw-r--r--tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt90
-rwxr-xr-xtests/long/se/10.mcf/ref/x86/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/10.mcf/ref/x86/linux/simple-atomic/stats.txt42
-rwxr-xr-xtests/long/se/10.mcf/ref/x86/linux/simple-timing/simout6
-rw-r--r--tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt87
-rw-r--r--tests/long/se/20.parser/ref/arm/linux/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/20.parser/ref/arm/linux/o3-timing/simout8
-rw-r--r--tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt93
-rw-r--r--tests/long/se/20.parser/ref/arm/linux/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/20.parser/ref/arm/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/20.parser/ref/arm/linux/simple-atomic/stats.txt42
-rw-r--r--tests/long/se/20.parser/ref/arm/linux/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/20.parser/ref/arm/linux/simple-timing/simout6
-rw-r--r--tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt87
-rwxr-xr-xtests/long/se/20.parser/ref/x86/linux/o3-timing/simout6
-rw-r--r--tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt91
-rwxr-xr-xtests/long/se/20.parser/ref/x86/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/20.parser/ref/x86/linux/simple-atomic/stats.txt42
-rwxr-xr-xtests/long/se/20.parser/ref/x86/linux/simple-timing/simout6
-rw-r--r--tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt87
-rw-r--r--tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/config.ini6
-rwxr-xr-xtests/long/se/30.eon/ref/alpha/tru64/inorder-timing/simout6
-rw-r--r--tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/stats.txt79
-rw-r--r--tests/long/se/30.eon/ref/alpha/tru64/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/30.eon/ref/alpha/tru64/o3-timing/simout6
-rw-r--r--tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt79
-rw-r--r--tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/30.eon/ref/alpha/tru64/simple-atomic/simerr1
-rwxr-xr-xtests/long/se/30.eon/ref/alpha/tru64/simple-atomic/simout6
-rw-r--r--tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/stats.txt42
-rw-r--r--tests/long/se/30.eon/ref/alpha/tru64/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/30.eon/ref/alpha/tru64/simple-timing/simout6
-rw-r--r--tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt79
-rw-r--r--tests/long/se/30.eon/ref/arm/linux/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/30.eon/ref/arm/linux/o3-timing/simout6
-rw-r--r--tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt84
-rw-r--r--tests/long/se/30.eon/ref/arm/linux/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/30.eon/ref/arm/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/30.eon/ref/arm/linux/simple-atomic/stats.txt42
-rw-r--r--tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/30.eon/ref/arm/linux/simple-timing/simout6
-rw-r--r--tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt79
-rw-r--r--tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout6
-rw-r--r--tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt91
-rw-r--r--tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simerr1
-rwxr-xr-xtests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simout6
-rw-r--r--tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/stats.txt42
-rw-r--r--tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/simout6
-rw-r--r--tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt87
-rw-r--r--tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/40.perlbmk/ref/arm/linux/o3-timing/simout6
-rw-r--r--tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt92
-rw-r--r--tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/stats.txt42
-rw-r--r--tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/40.perlbmk/ref/arm/linux/simple-timing/simout6
-rw-r--r--tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/stats.txt87
-rw-r--r--tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/config.ini6
-rwxr-xr-xtests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/simout6
-rw-r--r--tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt87
-rw-r--r--tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/50.vortex/ref/alpha/tru64/o3-timing/simout6
-rw-r--r--tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt87
-rw-r--r--tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/simerr1
-rwxr-xr-xtests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/simout6
-rw-r--r--tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/stats.txt42
-rw-r--r--tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/50.vortex/ref/alpha/tru64/simple-timing/simout6
-rw-r--r--tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt87
-rw-r--r--tests/long/se/50.vortex/ref/arm/linux/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/50.vortex/ref/arm/linux/o3-timing/simout6
-rw-r--r--tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt93
-rw-r--r--tests/long/se/50.vortex/ref/arm/linux/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/50.vortex/ref/arm/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/50.vortex/ref/arm/linux/simple-atomic/stats.txt42
-rw-r--r--tests/long/se/50.vortex/ref/arm/linux/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/50.vortex/ref/arm/linux/simple-timing/simout6
-rw-r--r--tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt87
-rw-r--r--tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/50.vortex/ref/sparc/linux/simple-atomic/simerr1
-rwxr-xr-xtests/long/se/50.vortex/ref/sparc/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt44
-rw-r--r--tests/long/se/50.vortex/ref/sparc/linux/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/50.vortex/ref/sparc/linux/simple-timing/simout6
-rw-r--r--tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt91
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/config.ini6
-rwxr-xr-xtests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/simout6
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/stats.txt87
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simout6
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt91
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simerr1
-rwxr-xr-xtests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simout6
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt42
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simout6
-rw-r--r--tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt87
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout6
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt89
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/60.bzip2/ref/arm/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt42
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/60.bzip2/ref/arm/linux/simple-timing/simout6
-rw-r--r--tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt87
-rwxr-xr-xtests/long/se/60.bzip2/ref/x86/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt42
-rwxr-xr-xtests/long/se/60.bzip2/ref/x86/linux/simple-timing/simout6
-rw-r--r--tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt87
-rw-r--r--tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/config.ini6
-rwxr-xr-xtests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/simout6
-rw-r--r--tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt79
-rw-r--r--tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout6
-rw-r--r--tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt83
-rw-r--r--tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/simerr1
-rwxr-xr-xtests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/simout6
-rw-r--r--tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/stats.txt42
-rw-r--r--tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/70.twolf/ref/alpha/tru64/simple-timing/simout6
-rw-r--r--tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt79
-rw-r--r--tests/long/se/70.twolf/ref/arm/linux/o3-timing/config.ini6
-rwxr-xr-xtests/long/se/70.twolf/ref/arm/linux/o3-timing/simout6
-rw-r--r--tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt81
-rw-r--r--tests/long/se/70.twolf/ref/arm/linux/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/70.twolf/ref/arm/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt42
-rw-r--r--tests/long/se/70.twolf/ref/arm/linux/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/70.twolf/ref/arm/linux/simple-timing/simout6
-rw-r--r--tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt79
-rw-r--r--tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/config.ini3
-rwxr-xr-xtests/long/se/70.twolf/ref/sparc/linux/simple-atomic/simerr1
-rwxr-xr-xtests/long/se/70.twolf/ref/sparc/linux/simple-atomic/simout6
-rw-r--r--tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt44
-rw-r--r--tests/long/se/70.twolf/ref/sparc/linux/simple-timing/config.ini6
-rwxr-xr-xtests/long/se/70.twolf/ref/sparc/linux/simple-timing/simout6
-rw-r--r--tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt83
-rwxr-xr-xtests/long/se/70.twolf/ref/x86/linux/o3-timing/simout8
-rw-r--r--tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt82
-rwxr-xr-xtests/long/se/70.twolf/ref/x86/linux/simple-atomic/simout8
-rw-r--r--tests/long/se/70.twolf/ref/x86/linux/simple-atomic/stats.txt42
-rwxr-xr-xtests/long/se/70.twolf/ref/x86/linux/simple-timing/simout8
-rw-r--r--tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt79
231 files changed, 5420 insertions, 1721 deletions
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/config.ini b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/config.ini
index 048f742ca..bf1bde417 100644
--- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/config.ini
+++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/config.ini
@@ -936,9 +936,8 @@ type=IntrControl
sys=system
[system.iobus]
-type=Bus
+type=NoncoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=true
@@ -998,10 +997,9 @@ cpu_side=system.toL2Bus.master[0]
mem_side=system.membus.slave[2]
[system.membus]
-type=Bus
+type=CoherentBus
children=badaddr_responder
block_size=64
-bus_id=1
clock=1000
header_cycles=1
use_default_range=false
@@ -1057,9 +1055,8 @@ output=true
port=3456
[system.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/simout b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/simout
index a7ff9525f..9e5305367 100755
--- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/simout
+++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:37:07
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 14:31:55
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/fs/10.linux-boot/alpha/linux/tsunami-o3-dual -re tests/run.py build/ALPHA/tests/opt/long/fs/10.linux-boot/alpha/linux/tsunami-o3-dual
Global frequency set at 1000000000000 ticks per second
info: kernel located at: /dist/m5/system/binaries/vmlinux
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt
index fbb891fc7..e3ecd4b02 100644
--- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3-dual/stats.txt
@@ -4,23 +4,50 @@ sim_seconds 1.899401 # Nu
sim_ticks 1899401490000 # Number of ticks simulated
final_tick 1899401490000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 69911 # Simulator instruction rate (inst/s)
-host_op_rate 69911 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 2348556801 # Simulator tick rate (ticks/s)
-host_mem_usage 300512 # Number of bytes of host memory used
-host_seconds 808.75 # Real time elapsed on the host
+host_inst_rate 124517 # Simulator instruction rate (inst/s)
+host_op_rate 124517 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 4182952627 # Simulator tick rate (ticks/s)
+host_mem_usage 300876 # Number of bytes of host memory used
+host_seconds 454.08 # Real time elapsed on the host
sim_insts 56540749 # Number of instructions simulated
sim_ops 56540749 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 30421696 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 1133376 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 10508736 # Number of bytes written to this memory
-system.physmem.num_reads 475339 # Number of read requests responded to by this memory
-system.physmem.num_writes 164199 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 16016464 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 596702 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 5532657 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 21549121 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu0.inst 865216 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data 25431680 # Number of bytes read from this memory
+system.physmem.bytes_read::tsunami.ide 2650496 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst 268160 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data 1206144 # Number of bytes read from this memory
+system.physmem.bytes_read::total 30421696 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst 865216 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst 268160 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1133376 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 10508736 # Number of bytes written to this memory
+system.physmem.bytes_written::total 10508736 # Number of bytes written to this memory
+system.physmem.num_reads::cpu0.inst 13519 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data 397370 # Number of read requests responded to by this memory
+system.physmem.num_reads::tsunami.ide 41414 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst 4190 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data 18846 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 475339 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 164199 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 164199 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu0.inst 455520 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data 13389312 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::tsunami.ide 1395437 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst 141181 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data 635013 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 16016464 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst 455520 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst 141181 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 596702 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 5532657 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 5532657 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 5532657 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst 455520 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data 13389312 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::tsunami.ide 1395437 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst 141181 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data 635013 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 21549121 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 397771 # number of replacements
system.l2c.tagsinuse 35743.917451 # Cycle average of tags in use
system.l2c.total_refs 2469954 # Total number of references to valid blocks.
@@ -142,38 +169,50 @@ system.l2c.ReadReq_miss_rate::cpu0.inst 0.014629 # mi
system.l2c.ReadReq_miss_rate::cpu0.data 0.301431 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.023663 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.026314 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total 0.141923 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.945624 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.847087 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total 0.924975 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.867133 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.901235 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total 0.885246 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.414779 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.474003 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total 0.421493 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.inst 0.014629 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.325894 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.023663 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.123786 # miss rate for demand accesses
+system.l2c.demand_miss_rate::total 0.175450 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.inst 0.014629 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.325894 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.023663 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.123786 # miss rate for overall accesses
+system.l2c.overall_miss_rate::total 0.175450 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52306.597145 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 52040.352799 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52326.955075 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 50733.511307 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total 52042.436289 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 692.922763 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 3665.472779 # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total 1263.403904 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 17356.854839 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 5568.493151 # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total 10982.407407 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52463.410281 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 52413.706697 # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 52457.073833 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 52306.597145 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 52156.557593 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 52326.955075 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 52134.303024 # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 52161.894298 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 52306.597145 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 52156.557593 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 52326.955075 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 52134.303024 # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 52161.894298 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -254,44 +293,59 @@ system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.014628
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.301431 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.023567 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.026314 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total 0.141914 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.945624 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.847087 # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total 0.924975 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.867133 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.901235 # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.885246 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.414779 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.474003 # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total 0.421493 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.014628 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.325894 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.023567 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.123786 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total 0.175443 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.014628 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.325894 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.023567 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.123786 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total 0.175443 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40065.791420 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40029.837812 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40090.692124 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 39448.492462 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total 40026.250295 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 40002.041511 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40004.297994 # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 40002.474567 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 40004.032258 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40001.712329 # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 40002.777778 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40298.511698 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 40214.276765 # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 40287.773030 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40065.791420 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40103.636752 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40090.692124 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 40086.932679 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 40101.598704 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40065.791420 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40103.636752 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40090.692124 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 40086.932679 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 40101.598704 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
+system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 41698 # number of replacements
system.iocache.tagsinuse 0.205020 # Cycle average of tags in use
@@ -327,13 +381,21 @@ system.iocache.demand_accesses::total 41730 # nu
system.iocache.overall_accesses::tsunami.ide 41730 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 41730 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 115247.179775 # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 115247.179775 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::tsunami.ide 137665.980121 # average WriteReq miss latency
+system.iocache.WriteReq_avg_miss_latency::total 137665.980121 # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 137570.352360 # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 137570.352360 # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 137570.352360 # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 137570.352360 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 64597068 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 10454 # number of cycles access was blocked
@@ -361,13 +423,21 @@ system.iocache.demand_mshr_miss_latency::total 3570695996
system.iocache.overall_mshr_miss_latency::tsunami.ide 3570695996 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 3570695996 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses
+system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses
+system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses
+system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 63247.179775 # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 63247.179775 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 85662.254476 # average WriteReq mshr miss latency
+system.iocache.WriteReq_avg_mshr_miss_latency::total 85662.254476 # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 85566.642607 # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 85566.642607 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 85566.642607 # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 85566.642607 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
@@ -751,11 +821,17 @@ system.cpu0.icache.demand_accesses::total 7876403 # n
system.cpu0.icache.overall_accesses::cpu0.inst 7876403 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 7876403 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.123657 # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total 0.123657 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.123657 # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total 0.123657 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.123657 # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total 0.123657 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 14933.529195 # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total 14933.529195 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 14933.529195 # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total 14933.529195 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 14933.529195 # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total 14933.529195 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 1135999 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 111 # number of cycles access was blocked
@@ -785,11 +861,17 @@ system.cpu0.icache.demand_mshr_miss_latency::total 11020233999
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 11020233999 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 11020233999 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.117352 # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.117352 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.117352 # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total 0.117352 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.117352 # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total 0.117352 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11922.673044 # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11922.673044 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11922.673044 # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 11922.673044 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11922.673044 # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 11922.673044 # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.replacements 1225027 # number of replacements
system.cpu0.dcache.tagsinuse 491.225534 # Cycle average of tags in use
@@ -849,17 +931,29 @@ system.cpu0.dcache.demand_accesses::total 13473054 # n
system.cpu0.dcache.overall_accesses::cpu0.data 13473054 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 13473054 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.193416 # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total 0.193416 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.311981 # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total 0.311981 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.104660 # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.104660 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.010046 # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total 0.010046 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.241498 # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total 0.241498 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.241498 # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total 0.241498 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 22449.520533 # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 22449.520533 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 30909.202624 # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 30909.202624 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14534.120482 # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14534.120482 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12237.192118 # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12237.192118 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 26881.500057 # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 26881.500057 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 26881.500057 # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 26881.500057 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 862708394 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 192000 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 97003 # number of cycles access was blocked
@@ -911,20 +1005,35 @@ system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1065246998
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 1700255498 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 1700255498 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.118800 # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.118800 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.049117 # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.049117 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.083087 # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.083087 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.010046 # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.010046 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.090541 # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total 0.090541 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.090541 # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total 0.090541 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 24163.211588 # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24163.211588 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 29457.684102 # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29457.684102 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11127.026043 # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11127.026043 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 9233.497537 # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 9233.497537 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 25327.974448 # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25327.974448 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 25327.974448 # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25327.974448 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
+system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits 0 # ITB hits
system.cpu1.dtb.fetch_misses 0 # ITB misses
@@ -1265,11 +1374,17 @@ system.cpu1.icache.demand_accesses::total 1679880 # n
system.cpu1.icache.overall_accesses::cpu1.inst 1679880 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 1679880 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.112150 # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total 0.112150 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.112150 # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total 0.112150 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.112150 # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total 0.112150 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 15322.238028 # average ReadReq miss latency
+system.cpu1.icache.ReadReq_avg_miss_latency::total 15322.238028 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 15322.238028 # average overall miss latency
+system.cpu1.icache.demand_avg_miss_latency::total 15322.238028 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 15322.238028 # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::total 15322.238028 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 361500 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 38 # number of cycles access was blocked
@@ -1299,11 +1414,17 @@ system.cpu1.icache.demand_mshr_miss_latency::total 2188079500
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 2188079500 # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 2188079500 # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.105852 # mshr miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.105852 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.105852 # mshr miss rate for demand accesses
+system.cpu1.icache.demand_mshr_miss_rate::total 0.105852 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.105852 # mshr miss rate for overall accesses
+system.cpu1.icache.overall_mshr_miss_rate::total 0.105852 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12305.163144 # average ReadReq mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 12305.163144 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 12305.163144 # average overall mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::total 12305.163144 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 12305.163144 # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::total 12305.163144 # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dcache.replacements 156190 # number of replacements
system.cpu1.dcache.tagsinuse 478.738504 # Cycle average of tags in use
@@ -1363,17 +1484,29 @@ system.cpu1.dcache.demand_accesses::total 2874738 # n
system.cpu1.dcache.overall_accesses::cpu1.data 2874738 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 2874738 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.125808 # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_miss_rate::total 0.125808 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.220031 # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total 0.220031 # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.138024 # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.138024 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.081077 # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total 0.081077 # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.160323 # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total 0.160323 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.160323 # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total 0.160323 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15786.348523 # average ReadReq miss latency
+system.cpu1.dcache.ReadReq_avg_miss_latency::total 15786.348523 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 32638.570657 # average WriteReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::total 32638.570657 # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 13052.205690 # average LoadLockedReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 13052.205690 # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 13354.471956 # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 13354.471956 # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 24258.512904 # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::total 24258.512904 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 24258.512904 # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::total 24258.512904 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 113724448 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 8713 # number of cycles access was blocked
@@ -1425,20 +1558,35 @@ system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 561357500
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 862208000 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 862208000 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.069742 # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.069742 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.035185 # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.035185 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.106355 # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.106355 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.080913 # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.080913 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.057083 # mshr miss rate for demand accesses
+system.cpu1.dcache.demand_mshr_miss_rate::total 0.057083 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.057083 # mshr miss rate for overall accesses
+system.cpu1.dcache.overall_mshr_miss_rate::total 0.057083 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12373.655046 # average ReadReq mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12373.655046 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 30498.203530 # average WriteReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 30498.203530 # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8775.237127 # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8775.237127 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 10377.215190 # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 10377.215190 # average StoreCondReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 16465.871048 # average overall mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::total 16465.871048 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 16465.871048 # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::total 16465.871048 # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
+system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 4916 # number of quiesce instructions executed
@@ -1466,6 +1614,7 @@ system.cpu0.kern.ipl_used::21 1 # fr
system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31 0.674343 # fraction of swpipl calls that actually changed the ipl
+system.cpu0.kern.ipl_used::total 0.801750 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2 7 3.35% 3.35% # number of syscalls executed
system.cpu0.kern.syscall::3 17 8.13% 11.48% # number of syscalls executed
system.cpu0.kern.syscall::4 3 1.44% 12.92% # number of syscalls executed
@@ -1523,7 +1672,7 @@ system.cpu0.kern.mode_good::idle 0
system.cpu0.kern.mode_switch_good::kernel 0.162038 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches
-system.cpu0.kern.mode_switch_good::total nan # fraction of useful protection mode switches
+system.cpu0.kern.mode_switch_good::total 0.278972 # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel 1897616401500 99.91% 99.91% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user 1784230000 0.09% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode
@@ -1550,6 +1699,7 @@ system.cpu1.kern.ipl_used::0 0.998669 # fr
system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31 0.625851 # fraction of swpipl calls that actually changed the ipl
+system.cpu1.kern.ipl_used::total 0.782648 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2 1 0.85% 0.85% # number of syscalls executed
system.cpu1.kern.syscall::3 13 11.11% 11.97% # number of syscalls executed
system.cpu1.kern.syscall::4 1 0.85% 12.82% # number of syscalls executed
@@ -1595,7 +1745,7 @@ system.cpu1.kern.mode_good::idle 169
system.cpu1.kern.mode_switch_good::kernel 0.628259 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle 0.074713 # fraction of useful protection mode switches
-system.cpu1.kern.mode_switch_good::total 1.702972 # fraction of useful protection mode switches
+system.cpu1.kern.mode_switch_good::total 0.370812 # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel 33800928000 1.78% 1.78% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user 913024000 0.05% 1.83% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle 1864011788000 98.17% 100.00% # number of ticks spent at the given mode
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/config.ini b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/config.ini
index a8321f91c..3ccfd349b 100644
--- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/config.ini
+++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/config.ini
@@ -512,9 +512,8 @@ type=IntrControl
sys=system
[system.iobus]
-type=Bus
+type=NoncoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=true
@@ -574,10 +573,9 @@ cpu_side=system.toL2Bus.master[0]
mem_side=system.membus.slave[2]
[system.membus]
-type=Bus
+type=CoherentBus
children=badaddr_responder
block_size=64
-bus_id=1
clock=1000
header_cycles=1
use_default_range=false
@@ -633,9 +631,8 @@ output=true
port=3456
[system.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/simout b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/simout
index 6b30da191..f3bacddca 100755
--- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/simout
+++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:37:06
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 14:16:04
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/fs/10.linux-boot/alpha/linux/tsunami-o3 -re tests/run.py build/ALPHA/tests/opt/long/fs/10.linux-boot/alpha/linux/tsunami-o3
Global frequency set at 1000000000000 ticks per second
info: kernel located at: /dist/m5/system/binaries/vmlinux
diff --git a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt
index ae2948145..d7b6a1ccb 100644
--- a/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/alpha/linux/tsunami-o3/stats.txt
@@ -4,23 +4,40 @@ sim_seconds 1.858684 # Nu
sim_ticks 1858684403000 # Number of ticks simulated
final_tick 1858684403000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 73473 # Simulator instruction rate (inst/s)
-host_op_rate 73473 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 2572309842 # Simulator tick rate (ticks/s)
-host_mem_usage 296656 # Number of bytes of host memory used
-host_seconds 722.57 # Real time elapsed on the host
+host_inst_rate 125153 # Simulator instruction rate (inst/s)
+host_op_rate 125153 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 4381630644 # Simulator tick rate (ticks/s)
+host_mem_usage 297044 # Number of bytes of host memory used
+host_seconds 424.20 # Real time elapsed on the host
sim_insts 53089851 # Number of instructions simulated
sim_ops 53089851 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 29847552 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 1082432 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 10195968 # Number of bytes written to this memory
-system.physmem.num_reads 466368 # Number of read requests responded to by this memory
-system.physmem.num_writes 159312 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 16058429 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 582365 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 5485583 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 21544012 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 1082432 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 26112576 # Number of bytes read from this memory
+system.physmem.bytes_read::tsunami.ide 2652544 # Number of bytes read from this memory
+system.physmem.bytes_read::total 29847552 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 1082432 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1082432 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 10195968 # Number of bytes written to this memory
+system.physmem.bytes_written::total 10195968 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 16913 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 408009 # Number of read requests responded to by this memory
+system.physmem.num_reads::tsunami.ide 41446 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 466368 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 159312 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 159312 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 582365 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 14048956 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::tsunami.ide 1427108 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 16058429 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 582365 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 582365 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 5485583 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 5485583 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 5485583 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 582365 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 14048956 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::tsunami.ide 1427108 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 21544012 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 391653 # number of replacements
system.l2c.tagsinuse 34933.081455 # Cycle average of tags in use
system.l2c.total_refs 2427420 # Total number of references to valid blocks.
@@ -98,21 +115,32 @@ system.l2c.overall_accesses::cpu.data 1403007 # nu
system.l2c.overall_accesses::total 2429255 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu.inst 0.016482 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.data 0.264435 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total 0.144884 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu.data 0.680851 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total 0.680851 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu.data 0.333333 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total 0.333333 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu.data 0.389089 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total 0.389089 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu.inst 0.016482 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.data 0.291158 # miss rate for demand accesses
+system.l2c.demand_miss_rate::total 0.175120 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu.inst 0.016482 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.data 0.291158 # miss rate for overall accesses
+system.l2c.overall_miss_rate::total 0.175120 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu.inst 52305.113804 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.data 52040.673419 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total 52055.178139 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu.data 13296.875000 # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total 13296.875000 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu.data 52452.302421 # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 52452.302421 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu.inst 52305.113804 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.data 52158.599696 # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 52164.425310 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.inst 52305.113804 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.data 52158.599696 # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 52164.425310 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -167,25 +195,40 @@ system.l2c.overall_mshr_uncacheable_latency::cpu.data 1924154998
system.l2c.overall_mshr_uncacheable_latency::total 1924154998 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu.inst 0.016481 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.data 0.264435 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total 0.144884 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu.data 0.680851 # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total 0.680851 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu.data 0.333333 # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.333333 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu.data 0.389089 # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total 0.389089 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu.inst 0.016481 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.data 0.291158 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total 0.175120 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu.inst 0.016481 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.data 0.291158 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total 0.175120 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.inst 40064.088920 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.data 40032.482125 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total 40034.215681 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu.data 41968.750000 # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 41968.750000 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 40000 # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 40000 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu.data 40285.591605 # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 40285.591605 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.inst 40064.088920 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.data 40104.994651 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 40103.368272 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.inst 40064.088920 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.data 40104.994651 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 40103.368272 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
+system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 41685 # number of replacements
system.iocache.tagsinuse 1.266745 # Cycle average of tags in use
@@ -221,13 +264,21 @@ system.iocache.demand_accesses::total 41725 # nu
system.iocache.overall_accesses::tsunami.ide 41725 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 41725 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::tsunami.ide 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::tsunami.ide 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::tsunami.ide 115248.543353 # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 115248.543353 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::tsunami.ide 137703.090248 # average WriteReq miss latency
+system.iocache.WriteReq_avg_miss_latency::total 137703.090248 # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::tsunami.ide 137609.989311 # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 137609.989311 # average overall miss latency
system.iocache.overall_avg_miss_latency::tsunami.ide 137609.989311 # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 137609.989311 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 64629068 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 10476 # number of cycles access was blocked
@@ -255,13 +306,21 @@ system.iocache.demand_mshr_miss_latency::total 3571928992
system.iocache.overall_mshr_miss_latency::tsunami.ide 3571928992 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 3571928992 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses
+system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for demand accesses
+system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses
+system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 63248.543353 # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 63248.543353 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 85699.532971 # average WriteReq mshr miss latency
+system.iocache.WriteReq_avg_mshr_miss_latency::total 85699.532971 # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 85606.446783 # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 85606.446783 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 85606.446783 # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 85606.446783 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
@@ -645,11 +704,17 @@ system.cpu.icache.demand_accesses::total 9001683 # nu
system.cpu.icache.overall_accesses::cpu.inst 9001683 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 9001683 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.120654 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.120654 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.120654 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.120654 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.120654 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.120654 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14978.890385 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 14978.890385 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14978.890385 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 14978.890385 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14978.890385 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 14978.890385 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 1679497 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 150 # number of cycles access was blocked
@@ -679,11 +744,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 12299507497
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12299507497 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 12299507497 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.114017 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.114017 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.114017 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.114017 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.114017 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.114017 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11983.817785 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11983.817785 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11983.817785 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 11983.817785 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11983.817785 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 11983.817785 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1402627 # number of replacements
system.cpu.dcache.tagsinuse 511.995944 # Cycle average of tags in use
@@ -743,17 +814,29 @@ system.cpu.dcache.demand_accesses::total 15284608 # nu
system.cpu.dcache.overall_accesses::cpu.data 15284608 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 15284608 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.197665 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.197665 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.315555 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.315555 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.107789 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.107789 # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000014 # miss rate for StoreCondReq accesses
+system.cpu.dcache.StoreCondReq_miss_rate::total 0.000014 # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.245154 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.245154 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.245154 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.245154 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21564.412465 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 21564.412465 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 29908.900809 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 29908.900809 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 14827.843607 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14827.843607 # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 27833.333333 # average StoreCondReq miss latency
+system.cpu.dcache.StoreCondReq_avg_miss_latency::total 27833.333333 # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 25891.032108 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 25891.032108 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 25891.032108 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 25891.032108 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 927127320 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 168000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 101622 # number of cycles access was blocked
@@ -805,20 +888,35 @@ system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 1233731998
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 2137812498 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 2137812498 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.118919 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.118919 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.048701 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.048701 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.082959 # mshr miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.082959 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000014 # mshr miss rate for StoreCondReq accesses
+system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000014 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.090634 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.090634 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.090634 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.090634 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 22826.893897 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22826.893897 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28446.182850 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28446.182850 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11814.556470 # average LoadLockedReq mshr miss latency
+system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11814.556470 # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 24666.666667 # average StoreCondReq mshr miss latency
+system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 24666.666667 # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 24043.205344 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 24043.205344 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 24043.205344 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 24043.205344 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
+system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
+system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 6430 # number of quiesce instructions executed
@@ -842,6 +940,7 @@ system.cpu.kern.ipl_used::0 0.981743 # fr
system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31 0.694867 # fraction of swpipl calls that actually changed the ipl
+system.cpu.kern.ipl_used::total 0.815921 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed
system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed
system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed
@@ -899,7 +998,7 @@ system.cpu.kern.mode_good::idle 170
system.cpu.kern.mode_switch_good::kernel 0.320901 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle 0.080837 # fraction of useful protection mode switches
-system.cpu.kern.mode_switch_good::total 1.401737 # fraction of useful protection mode switches
+system.cpu.kern.mode_switch_good::total 0.389995 # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel 29137471500 1.57% 1.57% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user 2698722000 0.15% 1.71% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle 1826847336000 98.29% 100.00% # number of ticks spent at the given mode
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/config.ini b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/config.ini
index b11582c4e..5d60c7bc8 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/config.ini
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/config.ini
@@ -12,6 +12,7 @@ children=bridge cf0 cpu intrctrl iobus iocache l2c membus physmem realview termi
atags_addr=256
boot_loader=/dist/m5/system/binaries/boot.arm
boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1
+early_kernel_symbols=false
flags_addr=268435504
gic_cpu_addr=520093952
init_param=0
@@ -19,7 +20,7 @@ kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
load_addr_mask=268435455
machine_type=RealView_PBX
mem_mode=timing
-memories=system.physmem system.realview.nvmem
+memories=system.realview.nvmem system.physmem
midr_regval=890224640
num_work_ids=16
readfile=tests/halt.sh
@@ -570,9 +571,8 @@ type=IntrControl
sys=system
[system.iobus]
-type=Bus
+type=NoncoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -631,10 +631,9 @@ cpu_side=system.toL2Bus.master[0]
mem_side=system.membus.slave[2]
[system.membus]
-type=Bus
+type=CoherentBus
children=badaddr_responder
block_size=64
-bus_id=1
clock=1000
header_cycles=1
use_default_range=false
@@ -1046,9 +1045,8 @@ output=true
port=3456
[system.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/simout b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/simout
index 1bca46ae4..086d512f2 100755
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/simout
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/simout
@@ -1,12 +1,12 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 10 2012 12:36:36
-gem5 started May 10 2012 12:41:59
-gem5 executing on u200540-lin
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:58:44
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-o3-checker -re tests/run.py build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-o3-checker
Global frequency set at 1000000000000 ticks per second
-info: kernel located at: /projects/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
+info: kernel located at: /dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
info: Using bootloader at address 0x80000000
info: Entering event queue @ 0. Starting simulation...
Exiting @ tick 2501685689500 because m5_exit instruction encountered
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt
index 2501dfd76..e9f646cad 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-checker/stats.txt
@@ -4,32 +4,63 @@ sim_seconds 2.501686 # Nu
sim_ticks 2501685689500 # Number of ticks simulated
final_tick 2501685689500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 54158 # Simulator instruction rate (inst/s)
-host_op_rate 69928 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 2274069684 # Simulator tick rate (ticks/s)
-host_mem_usage 384504 # Number of bytes of host memory used
-host_seconds 1100.09 # Real time elapsed on the host
+host_inst_rate 49441 # Simulator instruction rate (inst/s)
+host_op_rate 63837 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2075989543 # Simulator tick rate (ticks/s)
+host_mem_usage 387400 # Number of bytes of host memory used
+host_seconds 1205.06 # Real time elapsed on the host
sim_insts 59579009 # Number of instructions simulated
sim_ops 76926775 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 129658608 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 1119872 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 9585736 # Number of bytes written to this memory
-system.physmem.num_reads 14980335 # Number of read requests responded to by this memory
-system.physmem.num_writes 856669 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 51828496 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 447647 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 3831711 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 55660207 # Total bandwidth to/from this memory (bytes/s)
-system.realview.nvmem.bytes_read 64 # Number of bytes read from this memory
-system.realview.nvmem.bytes_inst_read 64 # Number of instructions bytes read from this memory
-system.realview.nvmem.bytes_written 0 # Number of bytes written to this memory
-system.realview.nvmem.num_reads 1 # Number of read requests responded to by this memory
-system.realview.nvmem.num_writes 0 # Number of write requests responded to by this memory
-system.realview.nvmem.num_other 0 # Number of other requests responded to by this memory
-system.realview.nvmem.bw_read 26 # Total read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_inst_read 26 # Instruction read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_total 26 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bytes_read::cpu.inst 64 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory
+system.realview.nvmem.bytes_inst_read::cpu.inst 64 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::total 64 # Number of instructions bytes read from this memory
+system.realview.nvmem.num_reads::cpu.inst 1 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::total 1 # Number of read requests responded to by this memory
+system.realview.nvmem.bw_read::cpu.inst 26 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::total 26 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu.inst 26 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::total 26 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu.inst 26 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::total 26 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::realview.clcd 118440096 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.dtb.walker 12032 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.itb.walker 896 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.inst 1119872 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 10085712 # Number of bytes read from this memory
+system.physmem.bytes_read::total 129658608 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 1119872 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1119872 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 6569664 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu.data 3016072 # Number of bytes written to this memory
+system.physmem.bytes_written::total 9585736 # Number of bytes written to this memory
+system.physmem.num_reads::realview.clcd 14805012 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.dtb.walker 188 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.itb.walker 14 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.inst 17498 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 157623 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 14980335 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 102651 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu.data 754018 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 856669 # Number of write requests responded to by this memory
+system.physmem.bw_read::realview.clcd 47344115 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.dtb.walker 4810 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.itb.walker 358 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 447647 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 4031566 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 51828496 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 447647 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 447647 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 2626095 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 1205616 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 3831711 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 2626095 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.clcd 47344115 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.dtb.walker 4810 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.itb.walker 358 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 447647 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 5237182 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 55660207 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 119797 # number of replacements
system.l2c.tagsinuse 26022.811009 # Cycle average of tags in use
system.l2c.total_refs 1834134 # Total number of references to valid blocks.
@@ -139,32 +170,44 @@ system.l2c.ReadReq_miss_rate::cpu.dtb.walker 0.001309
system.l2c.ReadReq_miss_rate::cpu.itb.walker 0.001119 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.inst 0.017061 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.data 0.048254 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total 0.023372 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu.data 0.986547 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total 0.986547 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu.data 0.384615 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total 0.384615 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu.data 0.569906 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total 0.569906 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu.dtb.walker 0.001309 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.itb.walker 0.001119 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.inst 0.017061 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.data 0.247765 # miss rate for demand accesses
+system.l2c.demand_miss_rate::total 0.097332 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu.dtb.walker 0.001309 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.itb.walker 0.001119 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.inst 0.017061 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.data 0.247765 # miss rate for overall accesses
+system.l2c.overall_miss_rate::total 0.097332 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu.dtb.walker 52119.047619 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.itb.walker 53714.285714 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.inst 52369.634020 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.data 52246.923879 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total 52304.833927 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu.data 301.818182 # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total 301.818182 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu.data 20800 # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total 20800 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu.data 52501.618054 # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 52501.618054 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu.dtb.walker 52119.047619 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.itb.walker 53714.285714 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.inst 52369.634020 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.data 52470.985502 # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 52460.760337 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.dtb.walker 52119.047619 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.itb.walker 53714.285714 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.inst 52369.634020 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.data 52470.985502 # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 52460.760337 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -241,37 +284,52 @@ system.l2c.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.001302
system.l2c.ReadReq_mshr_miss_rate::cpu.itb.walker 0.001119 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.inst 0.017048 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.data 0.048038 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total 0.023307 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu.data 0.986547 # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total 0.986547 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu.data 0.384615 # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.384615 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu.data 0.569906 # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total 0.569906 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu.dtb.walker 0.001302 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.itb.walker 0.001119 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.inst 0.017048 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.data 0.247631 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total 0.097277 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu.dtb.walker 0.001302 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.itb.walker 0.001119 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.inst 0.017048 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.data 0.247631 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total 0.097277 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 40063.829787 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 41714.285714 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.inst 40163.902327 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.data 40096.522468 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total 40128.887070 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu.data 40266.666667 # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 40266.666667 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 40000 # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 40000 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu.data 40074.434038 # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 40074.434038 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.dtb.walker 40063.829787 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.itb.walker 41714.285714 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.inst 40163.902327 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.data 40077.080170 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 40085.715335 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.dtb.walker 40063.829787 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.itb.walker 41714.285714 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.inst 40163.902327 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.data 40077.080170 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 40085.715335 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
+system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
@@ -676,11 +734,17 @@ system.cpu.icache.demand_accesses::total 13709800 # nu
system.cpu.icache.overall_accesses::cpu.inst 13709800 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 13709800 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.081089 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.081089 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.081089 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.081089 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.081089 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.081089 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14724.903310 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 14724.903310 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14724.903310 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 14724.903310 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14724.903310 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 14724.903310 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 2973484 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 393 # number of cycles access was blocked
@@ -714,13 +778,21 @@ system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 7292000
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 7292000 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total 7292000 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.074386 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.074386 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.074386 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.074386 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.074386 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.074386 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11950.707952 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11950.707952 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11950.707952 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 11950.707952 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11950.707952 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 11950.707952 # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
+system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 645895 # number of replacements
system.cpu.dcache.tagsinuse 511.991565 # Cycle average of tags in use
@@ -780,17 +852,29 @@ system.cpu.dcache.demand_accesses::total 25214634 # nu
system.cpu.dcache.overall_accesses::cpu.data 25214634 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 25214634 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.049963 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.049963 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289436 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.289436 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.045848 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.045848 # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000046 # miss rate for StoreCondReq accesses
+system.cpu.dcache.StoreCondReq_miss_rate::total 0.000046 # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.147316 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.147316 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.147316 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.147316 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15030.145589 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 15030.145589 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37128.139717 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 37128.139717 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 16297.519459 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16297.519459 # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 30307.692308 # average StoreCondReq miss latency
+system.cpu.dcache.StoreCondReq_avg_miss_latency::total 30307.692308 # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 32680.276789 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 32680.276789 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 32680.276789 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 32680.276789 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 17091437 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 7607500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 3024 # number of cycles access was blocked
@@ -842,20 +926,35 @@ system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 42255772015
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 189407649515 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 189407649515 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.025927 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.025927 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024333 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024333 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.041225 # mshr miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.041225 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000046 # mshr miss rate for StoreCondReq accesses
+system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000046 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025279 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.025279 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025279 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.025279 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13629.886666 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13629.886666 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35717.776634 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35717.776634 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 13402.839576 # average LoadLockedReq mshr miss latency
+system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13402.839576 # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 27038.461538 # average StoreCondReq mshr miss latency
+system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 27038.461538 # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22273.319073 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 22273.319073 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22273.319073 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 22273.319073 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
+system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
+system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 0 # number of replacements
system.iocache.tagsinuse 0 # Cycle average of tags in use
@@ -876,7 +975,9 @@ system.iocache.ReadReq_mshr_uncacheable_latency::total 1296131413558
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1296131413558 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1296131413558 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
+system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
+system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 88053 # number of quiesce instructions executed
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/config.ini b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/config.ini
index 632f13a19..aff8253f7 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/config.ini
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/config.ini
@@ -12,6 +12,7 @@ children=bridge cf0 cpu0 cpu1 intrctrl iobus iocache l2c membus physmem realview
atags_addr=256
boot_loader=/dist/m5/system/binaries/boot.arm
boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1
+early_kernel_symbols=false
flags_addr=268435504
gic_cpu_addr=520093952
init_param=0
@@ -953,9 +954,8 @@ type=IntrControl
sys=system
[system.iobus]
-type=Bus
+type=NoncoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -1014,10 +1014,9 @@ cpu_side=system.toL2Bus.master[0]
mem_side=system.membus.slave[2]
[system.membus]
-type=Bus
+type=CoherentBus
children=badaddr_responder
block_size=64
-bus_id=1
clock=1000
header_cycles=1
use_default_range=false
@@ -1429,9 +1428,8 @@ output=true
port=3456
[system.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/simout b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/simout
index 3d3cfe606..c0177ee1d 100755
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/simout
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/simout
@@ -1,12 +1,12 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 10 2012 12:36:36
-gem5 started May 10 2012 12:41:59
-gem5 executing on u200540-lin
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:58:50
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-o3-dual -re tests/run.py build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-o3-dual
Global frequency set at 1000000000000 ticks per second
-info: kernel located at: /projects/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
+info: kernel located at: /dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
info: Using bootloader at address 0x80000000
info: Entering event queue @ 0. Starting simulation...
Exiting @ tick 2570833934500 because m5_exit instruction encountered
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt
index a45391ada..6e759f59e 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3-dual/stats.txt
@@ -4,32 +4,90 @@ sim_seconds 2.570834 # Nu
sim_ticks 2570833934500 # Number of ticks simulated
final_tick 2570833934500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 63716 # Simulator instruction rate (inst/s)
-host_op_rate 82290 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 2641493756 # Simulator tick rate (ticks/s)
-host_mem_usage 388068 # Number of bytes of host memory used
-host_seconds 973.25 # Real time elapsed on the host
+host_inst_rate 53678 # Simulator instruction rate (inst/s)
+host_op_rate 69325 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2225327298 # Simulator tick rate (ticks/s)
+host_mem_usage 390932 # Number of bytes of host memory used
+host_seconds 1155.26 # Real time elapsed on the host
sim_insts 62012062 # Number of instructions simulated
sim_ops 80088895 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 131429540 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 1199424 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 10175696 # Number of bytes written to this memory
-system.physmem.num_reads 15128117 # Number of read requests responded to by this memory
-system.physmem.num_writes 868949 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 51123310 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 466551 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 3958130 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 55081440 # Total bandwidth to/from this memory (bytes/s)
-system.realview.nvmem.bytes_read 384 # Number of bytes read from this memory
-system.realview.nvmem.bytes_inst_read 384 # Number of instructions bytes read from this memory
-system.realview.nvmem.bytes_written 0 # Number of bytes written to this memory
-system.realview.nvmem.num_reads 6 # Number of read requests responded to by this memory
-system.realview.nvmem.num_writes 0 # Number of write requests responded to by this memory
-system.realview.nvmem.num_other 0 # Number of other requests responded to by this memory
-system.realview.nvmem.bw_read 149 # Total read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_inst_read 149 # Instruction read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_total 149 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::realview.clcd 119537664 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.dtb.walker 5376 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker 320 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst 544832 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data 4740532 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker 3904 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.itb.walker 64 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst 654592 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data 5942256 # Number of bytes read from this memory
+system.physmem.bytes_read::total 131429540 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst 544832 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst 654592 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1199424 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 7146560 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu0.data 17000 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu1.data 3012136 # Number of bytes written to this memory
+system.physmem.bytes_written::total 10175696 # Number of bytes written to this memory
+system.physmem.num_reads::realview.clcd 14942208 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.dtb.walker 84 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker 5 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst 8513 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data 74143 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker 61 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.itb.walker 1 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst 10228 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data 92874 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 15128117 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 111665 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu0.data 4250 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu1.data 753034 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 868949 # Number of write requests responded to by this memory
+system.physmem.bw_read::realview.clcd 46497622 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.dtb.walker 2091 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker 124 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst 211928 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data 1843967 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker 1519 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.itb.walker 25 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst 254622 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data 2311412 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 51123310 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst 211928 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst 254622 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 466551 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 2779861 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data 6613 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu1.data 1171657 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 3958130 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 2779861 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.clcd 46497622 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker 2091 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker 124 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst 211928 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data 1850579 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker 1519 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.itb.walker 25 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst 254622 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data 3483069 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 55081440 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bytes_read::cpu0.inst 64 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::cpu1.inst 320 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::total 384 # Number of bytes read from this memory
+system.realview.nvmem.bytes_inst_read::cpu0.inst 64 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::cpu1.inst 320 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::total 384 # Number of instructions bytes read from this memory
+system.realview.nvmem.num_reads::cpu0.inst 1 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::cpu1.inst 5 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::total 6 # Number of read requests responded to by this memory
+system.realview.nvmem.bw_read::cpu0.inst 25 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu1.inst 124 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::total 149 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu0.inst 25 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu1.inst 124 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::total 149 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu0.inst 25 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu1.inst 124 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::total 149 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 130926 # number of replacements
system.l2c.tagsinuse 27576.629960 # Cycle average of tags in use
system.l2c.total_refs 1855308 # Total number of references to valid blocks.
@@ -211,12 +269,16 @@ system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.000544
system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.000137 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.014302 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.052466 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total 0.024905 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.849004 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.836304 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total 0.842250 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.784080 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.607287 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total 0.696438 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.650892 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.552698 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total 0.592636 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.001635 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.000869 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.024345 # miss rate for demand accesses
@@ -225,6 +287,7 @@ system.l2c.demand_miss_rate::cpu1.dtb.walker 0.000544
system.l2c.demand_miss_rate::cpu1.itb.walker 0.000137 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.014302 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.240884 # miss rate for demand accesses
+system.l2c.demand_miss_rate::total 0.100520 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.001635 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.000869 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.024345 # miss rate for overall accesses
@@ -233,6 +296,7 @@ system.l2c.overall_miss_rate::cpu1.dtb.walker 0.000544
system.l2c.overall_miss_rate::cpu1.itb.walker 0.000137 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.014302 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.240884 # miss rate for overall accesses
+system.l2c.overall_miss_rate::total 0.100520 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 52184.523810 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 52200 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52293.338109 # average ReadReq miss latency
@@ -241,12 +305,16 @@ system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 52188.524590
system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 52000 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52316.416593 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 52243.878665 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total 52259.373529 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 3478.081138 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 6680.529301 # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total 5169.101633 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 2849.619289 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 8968.333333 # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total 5494.596542 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52435.364432 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 52479.021964 # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 52459.519720 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 52184.523810 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.itb.walker 52200 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 52293.338109 # average overall miss latency
@@ -255,6 +323,7 @@ system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 52188.524590
system.l2c.demand_avg_miss_latency::cpu1.itb.walker 52000 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 52316.416593 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 52447.097621 # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 52416.535382 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 52184.523810 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.itb.walker 52200 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 52293.338109 # average overall miss latency
@@ -263,6 +332,7 @@ system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 52188.524590
system.l2c.overall_avg_miss_latency::cpu1.itb.walker 52000 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 52316.416593 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 52447.097621 # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 52416.535382 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -381,12 +451,16 @@ system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.000544
system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.000137 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.014285 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.052326 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total 0.024846 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.849004 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.836304 # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total 0.842250 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.784080 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.607287 # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.696438 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.650892 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.552698 # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total 0.592636 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.001635 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.000869 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.024336 # mshr miss rate for demand accesses
@@ -395,6 +469,7 @@ system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.000544
system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.000137 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.014285 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.240798 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total 0.100469 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.001635 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.000869 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.024336 # mshr miss rate for overall accesses
@@ -403,6 +478,7 @@ system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.000544
system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.000137 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.014285 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.240798 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total 0.100469 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 40047.619048 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 40200 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40079.003941 # average ReadReq mshr miss latency
@@ -411,12 +487,16 @@ system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 40065.573770
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40122.729504 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 40062.314308 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total 40079.973669 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 40062.103442 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40030.245747 # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 40045.281307 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 40043.147208 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40061.666667 # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 40051.152738 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40033.493643 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 40096.958338 # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 40068.608041 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 40047.619048 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 40200 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40079.003941 # average overall mshr miss latency
@@ -425,6 +505,7 @@ system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 40065.573770
system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40122.729504 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 40092.265656 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 40071.044415 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 40047.619048 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 40200 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40079.003941 # average overall mshr miss latency
@@ -433,16 +514,20 @@ system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 40065.573770
system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 40000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40122.729504 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 40092.265656 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 40071.044415 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
+system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
@@ -802,11 +887,17 @@ system.cpu0.icache.demand_accesses::total 3831829 # n
system.cpu0.icache.overall_accesses::cpu0.inst 3831829 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 3831829 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.097921 # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total 0.097921 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.097921 # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total 0.097921 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.097921 # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total 0.097921 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 15191.937401 # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total 15191.937401 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 15191.937401 # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total 15191.937401 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 15191.937401 # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total 15191.937401 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 1854487 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 217 # number of cycles access was blocked
@@ -840,13 +931,21 @@ system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 7615500
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 7615500 # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total 7615500 # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.090196 # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.090196 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.090196 # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total 0.090196 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.090196 # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total 0.090196 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 12350.278885 # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12350.278885 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 12350.278885 # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 12350.278885 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 12350.278885 # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 12350.278885 # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.replacements 232498 # number of replacements
system.cpu0.dcache.tagsinuse 430.308093 # Cycle average of tags in use
@@ -906,17 +1005,29 @@ system.cpu0.dcache.demand_accesses::total 9184667 # n
system.cpu0.dcache.overall_accesses::cpu0.data 9184667 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 9184667 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.064743 # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total 0.064743 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.357635 # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total 0.357635 # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.054115 # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.054115 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.049505 # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total 0.049505 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.193767 # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total 0.193767 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.193767 # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total 0.193767 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14069.822629 # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 14069.822629 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 41208.753589 # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 41208.753589 # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 11264.994917 # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 11264.994917 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 10776.392038 # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10776.392038 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 36135.430423 # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 36135.430423 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 36135.430423 # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 36135.430423 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 3548990 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 1931000 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 344 # number of cycles access was blocked
@@ -968,20 +1079,35 @@ system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 843217391
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 10065198391 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 10065198391 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.030818 # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.030818 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.029328 # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.029328 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.050038 # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.050038 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.049461 # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.049461 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.030161 # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total 0.030161 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.030161 # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total 0.030161 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12858.383693 # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12858.383693 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 35977.924229 # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 35977.924229 # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 8140.422673 # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8140.422673 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 7779.977304 # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 7779.977304 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 22761.476527 # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22761.476527 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 22761.476527 # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22761.476527 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
+system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
@@ -1335,11 +1461,17 @@ system.cpu1.icache.demand_accesses::total 10441732 # n
system.cpu1.icache.overall_accesses::cpu1.inst 10441732 # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total 10441732 # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.074367 # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total 0.074367 # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst 0.074367 # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total 0.074367 # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst 0.074367 # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total 0.074367 # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 14668.026995 # average ReadReq miss latency
+system.cpu1.icache.ReadReq_avg_miss_latency::total 14668.026995 # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 14668.026995 # average overall miss latency
+system.cpu1.icache.demand_avg_miss_latency::total 14668.026995 # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 14668.026995 # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::total 14668.026995 # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs 1572992 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs 238 # number of cycles access was blocked
@@ -1373,13 +1505,21 @@ system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 2572500
system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 2572500 # number of overall MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_latency::total 2572500 # number of overall MSHR uncacheable cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.068483 # mshr miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.068483 # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.068483 # mshr miss rate for demand accesses
+system.cpu1.icache.demand_mshr_miss_rate::total 0.068483 # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.068483 # mshr miss rate for overall accesses
+system.cpu1.icache.overall_mshr_miss_rate::total 0.068483 # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11895.853716 # average ReadReq mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11895.853716 # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11895.853716 # average overall mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::total 11895.853716 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11895.853716 # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::total 11895.853716 # average overall mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dcache.replacements 417022 # number of replacements
system.cpu1.dcache.tagsinuse 464.475329 # Cycle average of tags in use
@@ -1439,17 +1579,29 @@ system.cpu1.dcache.demand_accesses::total 17145866 # n
system.cpu1.dcache.overall_accesses::cpu1.data 17145866 # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total 17145866 # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.044917 # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_miss_rate::total 0.044917 # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.260965 # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total 0.260965 # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.104573 # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.104573 # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.081010 # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total 0.081010 # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data 0.128275 # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total 0.128275 # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data 0.128275 # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total 0.128275 # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 15102.598715 # average ReadReq miss latency
+system.cpu1.dcache.ReadReq_avg_miss_latency::total 15102.598715 # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 33117.439237 # average WriteReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::total 33117.439237 # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 12016.421751 # average LoadLockedReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 12016.421751 # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 8688.894140 # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 8688.894140 # average StoreCondReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 29243.132109 # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::total 29243.132109 # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 29243.132109 # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::total 29243.132109 # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs 15169067 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets 5303000 # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs 3226 # number of cycles access was blocked
@@ -1503,21 +1655,37 @@ system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 41662340533
system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 179841843533 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total 179841843533 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.025683 # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.025683 # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.026828 # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.026828 # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.095692 # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.095692 # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.080972 # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.080972 # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.026125 # mshr miss rate for demand accesses
+system.cpu1.dcache.demand_mshr_miss_rate::total 0.026125 # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.026125 # mshr miss rate for overall accesses
+system.cpu1.dcache.overall_mshr_miss_rate::total 0.026125 # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12607.262630 # average ReadReq mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12607.262630 # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31279.549610 # average WriteReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 31279.549610 # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 8987.345519 # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8987.345519 # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5687.612293 # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5687.612293 # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency
+system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 20005.469779 # average overall mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20005.469779 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 20005.469779 # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20005.469779 # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
+system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 0 # number of replacements
system.iocache.tagsinuse 0 # Cycle average of tags in use
@@ -1538,7 +1706,9 @@ system.iocache.ReadReq_mshr_uncacheable_latency::total 1308180699879
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1308180699879 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1308180699879 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
+system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
+system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 36058 # number of quiesce instructions executed
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/config.ini b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/config.ini
index e70ebd6c7..911c40f55 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/config.ini
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/config.ini
@@ -12,6 +12,7 @@ children=bridge cf0 cpu intrctrl iobus iocache l2c membus physmem realview termi
atags_addr=256
boot_loader=/dist/m5/system/binaries/boot.arm
boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1
+early_kernel_symbols=false
flags_addr=268435504
gic_cpu_addr=520093952
init_param=0
@@ -19,7 +20,7 @@ kernel=/dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
load_addr_mask=268435455
machine_type=RealView_PBX
mem_mode=timing
-memories=system.physmem system.realview.nvmem
+memories=system.realview.nvmem system.physmem
midr_regval=890224640
num_work_ids=16
readfile=tests/halt.sh
@@ -511,9 +512,8 @@ type=IntrControl
sys=system
[system.iobus]
-type=Bus
+type=NoncoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -572,10 +572,9 @@ cpu_side=system.toL2Bus.master[0]
mem_side=system.membus.slave[2]
[system.membus]
-type=Bus
+type=CoherentBus
children=badaddr_responder
block_size=64
-bus_id=1
clock=1000
header_cycles=1
use_default_range=false
@@ -987,9 +986,8 @@ output=true
port=3456
[system.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/simout b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/simout
index c9bc70145..c37c93eb0 100755
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/simout
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/simout
@@ -1,12 +1,12 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 10 2012 12:36:36
-gem5 started May 10 2012 12:41:59
-gem5 executing on u200540-lin
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:55:16
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-o3 -re tests/run.py build/ARM/tests/opt/long/fs/10.linux-boot/arm/linux/realview-o3
Global frequency set at 1000000000000 ticks per second
-info: kernel located at: /projects/pd/randd/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8
+info: kernel located at: /dist/m5/system/binaries/vmlinux.arm.smp.fb.2.6.38.8
info: Using bootloader at address 0x80000000
info: Entering event queue @ 0. Starting simulation...
Exiting @ tick 2501685689500 because m5_exit instruction encountered
diff --git a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt
index 097a484ee..93f3afbea 100644
--- a/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/arm/linux/realview-o3/stats.txt
@@ -4,32 +4,63 @@ sim_seconds 2.501686 # Nu
sim_ticks 2501685689500 # Number of ticks simulated
final_tick 2501685689500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 62639 # Simulator instruction rate (inst/s)
-host_op_rate 80877 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 2630163340 # Simulator tick rate (ticks/s)
-host_mem_usage 384244 # Number of bytes of host memory used
-host_seconds 951.15 # Real time elapsed on the host
+host_inst_rate 57858 # Simulator instruction rate (inst/s)
+host_op_rate 74704 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2429415836 # Simulator tick rate (ticks/s)
+host_mem_usage 387132 # Number of bytes of host memory used
+host_seconds 1029.75 # Real time elapsed on the host
sim_insts 59579009 # Number of instructions simulated
sim_ops 76926775 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 129658608 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 1119872 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 9585736 # Number of bytes written to this memory
-system.physmem.num_reads 14980335 # Number of read requests responded to by this memory
-system.physmem.num_writes 856669 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 51828496 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 447647 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 3831711 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 55660207 # Total bandwidth to/from this memory (bytes/s)
-system.realview.nvmem.bytes_read 64 # Number of bytes read from this memory
-system.realview.nvmem.bytes_inst_read 64 # Number of instructions bytes read from this memory
-system.realview.nvmem.bytes_written 0 # Number of bytes written to this memory
-system.realview.nvmem.num_reads 1 # Number of read requests responded to by this memory
-system.realview.nvmem.num_writes 0 # Number of write requests responded to by this memory
-system.realview.nvmem.num_other 0 # Number of other requests responded to by this memory
-system.realview.nvmem.bw_read 26 # Total read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_inst_read 26 # Instruction read bandwidth from this memory (bytes/s)
-system.realview.nvmem.bw_total 26 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bytes_read::cpu.inst 64 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::total 64 # Number of bytes read from this memory
+system.realview.nvmem.bytes_inst_read::cpu.inst 64 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::total 64 # Number of instructions bytes read from this memory
+system.realview.nvmem.num_reads::cpu.inst 1 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::total 1 # Number of read requests responded to by this memory
+system.realview.nvmem.bw_read::cpu.inst 26 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::total 26 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu.inst 26 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::total 26 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu.inst 26 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::total 26 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::realview.clcd 118440096 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.dtb.walker 12032 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.itb.walker 896 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.inst 1119872 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 10085712 # Number of bytes read from this memory
+system.physmem.bytes_read::total 129658608 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 1119872 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1119872 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 6569664 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu.data 3016072 # Number of bytes written to this memory
+system.physmem.bytes_written::total 9585736 # Number of bytes written to this memory
+system.physmem.num_reads::realview.clcd 14805012 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.dtb.walker 188 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.itb.walker 14 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.inst 17498 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 157623 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 14980335 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 102651 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu.data 754018 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 856669 # Number of write requests responded to by this memory
+system.physmem.bw_read::realview.clcd 47344115 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.dtb.walker 4810 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.itb.walker 358 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 447647 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 4031566 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 51828496 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 447647 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 447647 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 2626095 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 1205616 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 3831711 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 2626095 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.clcd 47344115 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.dtb.walker 4810 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.itb.walker 358 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 447647 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 5237182 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 55660207 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 119797 # number of replacements
system.l2c.tagsinuse 26022.811009 # Cycle average of tags in use
system.l2c.total_refs 1834134 # Total number of references to valid blocks.
@@ -139,32 +170,44 @@ system.l2c.ReadReq_miss_rate::cpu.dtb.walker 0.001309
system.l2c.ReadReq_miss_rate::cpu.itb.walker 0.001119 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.inst 0.017061 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.data 0.048254 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total 0.023372 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu.data 0.986547 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total 0.986547 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu.data 0.384615 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total 0.384615 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu.data 0.569906 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total 0.569906 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu.dtb.walker 0.001309 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.itb.walker 0.001119 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.inst 0.017061 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.data 0.247765 # miss rate for demand accesses
+system.l2c.demand_miss_rate::total 0.097332 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu.dtb.walker 0.001309 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.itb.walker 0.001119 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.inst 0.017061 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.data 0.247765 # miss rate for overall accesses
+system.l2c.overall_miss_rate::total 0.097332 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu.dtb.walker 52119.047619 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.itb.walker 53714.285714 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.inst 52369.634020 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.data 52246.923879 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total 52304.833927 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu.data 301.818182 # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total 301.818182 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu.data 20800 # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total 20800 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu.data 52501.618054 # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 52501.618054 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu.dtb.walker 52119.047619 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.itb.walker 53714.285714 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.inst 52369.634020 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.data 52470.985502 # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 52460.760337 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.dtb.walker 52119.047619 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.itb.walker 53714.285714 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.inst 52369.634020 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.data 52470.985502 # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 52460.760337 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -241,37 +284,52 @@ system.l2c.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.001302
system.l2c.ReadReq_mshr_miss_rate::cpu.itb.walker 0.001119 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.inst 0.017048 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.data 0.048038 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total 0.023307 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu.data 0.986547 # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total 0.986547 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu.data 0.384615 # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.384615 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu.data 0.569906 # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total 0.569906 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu.dtb.walker 0.001302 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.itb.walker 0.001119 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.inst 0.017048 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.data 0.247631 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total 0.097277 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu.dtb.walker 0.001302 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.itb.walker 0.001119 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.inst 0.017048 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.data 0.247631 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total 0.097277 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 40063.829787 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 41714.285714 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.inst 40163.902327 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.data 40096.522468 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total 40128.887070 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu.data 40266.666667 # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 40266.666667 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 40000 # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 40000 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu.data 40074.434038 # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 40074.434038 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.dtb.walker 40063.829787 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.itb.walker 41714.285714 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.inst 40163.902327 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.data 40077.080170 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 40085.715335 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.dtb.walker 40063.829787 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.itb.walker 41714.285714 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.inst 40163.902327 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.data 40077.080170 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 40085.715335 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
+system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
@@ -631,11 +689,17 @@ system.cpu.icache.demand_accesses::total 13709800 # nu
system.cpu.icache.overall_accesses::cpu.inst 13709800 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 13709800 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.081089 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.081089 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.081089 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.081089 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.081089 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.081089 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14724.903310 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 14724.903310 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14724.903310 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 14724.903310 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14724.903310 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 14724.903310 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 2973484 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 393 # number of cycles access was blocked
@@ -669,13 +733,21 @@ system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 7292000
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 7292000 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total 7292000 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.074386 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.074386 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.074386 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.074386 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.074386 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.074386 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11950.707952 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11950.707952 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11950.707952 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 11950.707952 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11950.707952 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 11950.707952 # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
+system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 645895 # number of replacements
system.cpu.dcache.tagsinuse 511.991565 # Cycle average of tags in use
@@ -735,17 +807,29 @@ system.cpu.dcache.demand_accesses::total 25214634 # nu
system.cpu.dcache.overall_accesses::cpu.data 25214634 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 25214634 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.049963 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.049963 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.289436 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.289436 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.045848 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.045848 # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000046 # miss rate for StoreCondReq accesses
+system.cpu.dcache.StoreCondReq_miss_rate::total 0.000046 # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.147316 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.147316 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.147316 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.147316 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15030.145589 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 15030.145589 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37128.139717 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 37128.139717 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 16297.519459 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16297.519459 # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 30307.692308 # average StoreCondReq miss latency
+system.cpu.dcache.StoreCondReq_avg_miss_latency::total 30307.692308 # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 32680.276789 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 32680.276789 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 32680.276789 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 32680.276789 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 17091437 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 7607500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 3024 # number of cycles access was blocked
@@ -797,20 +881,35 @@ system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 42255772015
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 189407649515 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 189407649515 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.025927 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.025927 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.024333 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.024333 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.041225 # mshr miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.041225 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000046 # mshr miss rate for StoreCondReq accesses
+system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000046 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.025279 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.025279 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.025279 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.025279 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13629.886666 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13629.886666 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35717.776634 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35717.776634 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 13402.839576 # average LoadLockedReq mshr miss latency
+system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13402.839576 # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 27038.461538 # average StoreCondReq mshr miss latency
+system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 27038.461538 # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22273.319073 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 22273.319073 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22273.319073 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 22273.319073 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
+system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
+system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 0 # number of replacements
system.iocache.tagsinuse 0 # Cycle average of tags in use
@@ -831,7 +930,9 @@ system.iocache.ReadReq_mshr_uncacheable_latency::total 1296131413558
system.iocache.overall_mshr_uncacheable_latency::realview.clcd 1296131413558 # number of overall MSHR uncacheable cycles
system.iocache.overall_mshr_uncacheable_latency::total 1296131413558 # number of overall MSHR uncacheable cycles
system.iocache.ReadReq_avg_mshr_uncacheable_latency::realview.clcd inf # average ReadReq mshr uncacheable latency
+system.iocache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.iocache.overall_avg_mshr_uncacheable_latency::realview.clcd inf # average overall mshr uncacheable latency
+system.iocache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 88053 # number of quiesce instructions executed
diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/simout b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/simout
index 7261617c5..a9da64c54 100755
--- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/simout
+++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:58
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 17:03:49
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/fs/10.linux-boot/x86/linux/pc-o3-timing -re tests/run.py build/X86/tests/opt/long/fs/10.linux-boot/x86/linux/pc-o3-timing
warning: add_child('terminal'): child 'terminal' already has parent
Global frequency set at 1000000000000 ticks per second
diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt
index 3dd4a07d4..bfc607b4f 100644
--- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-o3-timing/stats.txt
@@ -4,23 +4,48 @@ sim_seconds 5.157514 # Nu
sim_ticks 5157514159500 # Number of ticks simulated
final_tick 5157514159500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 128842 # Simulator instruction rate (inst/s)
-host_op_rate 253899 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1558019011 # Simulator tick rate (ticks/s)
-host_mem_usage 389972 # Number of bytes of host memory used
-host_seconds 3310.30 # Real time elapsed on the host
+host_inst_rate 123762 # Simulator instruction rate (inst/s)
+host_op_rate 243888 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1496586873 # Simulator tick rate (ticks/s)
+host_mem_usage 369148 # Number of bytes of host memory used
+host_seconds 3446.18 # Real time elapsed on the host
sim_insts 426506235 # Number of instructions simulated
sim_ops 840483958 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 15959488 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 1257664 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 12050112 # Number of bytes written to this memory
-system.physmem.num_reads 249367 # Number of read requests responded to by this memory
-system.physmem.num_writes 188283 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 3094415 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 243851 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 2336419 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 5430833 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::pc.south_bridge.ide 2798400 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.dtb.walker 6720 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.itb.walker 1088 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.inst 1257664 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 11895616 # Number of bytes read from this memory
+system.physmem.bytes_read::total 15959488 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 1257664 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1257664 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 12050112 # Number of bytes written to this memory
+system.physmem.bytes_written::total 12050112 # Number of bytes written to this memory
+system.physmem.num_reads::pc.south_bridge.ide 43725 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.dtb.walker 105 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.itb.walker 17 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.inst 19651 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 185869 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 249367 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 188283 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 188283 # Number of write requests responded to by this memory
+system.physmem.bw_read::pc.south_bridge.ide 542587 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.dtb.walker 1303 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.itb.walker 211 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 243851 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 2306463 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 3094415 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 243851 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 243851 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 2336419 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 2336419 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 2336419 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::pc.south_bridge.ide 542587 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.dtb.walker 1303 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.itb.walker 211 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 243851 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2306463 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 5430833 # Total bandwidth to/from this memory (bytes/s)
system.l2c.replacements 167142 # number of replacements
system.l2c.tagsinuse 37816.689690 # Cycle average of tags in use
system.l2c.total_refs 3843284 # Total number of references to valid blocks.
@@ -122,30 +147,40 @@ system.l2c.ReadReq_miss_rate::cpu.dtb.walker 0.000957
system.l2c.ReadReq_miss_rate::cpu.itb.walker 0.001927 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.inst 0.018136 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu.data 0.033077 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total 0.025337 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu.data 0.882394 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total 0.882394 # miss rate for UpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu.data 0.481904 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total 0.481904 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu.dtb.walker 0.000957 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.itb.walker 0.001927 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.inst 0.018136 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu.data 0.111631 # miss rate for demand accesses
+system.l2c.demand_miss_rate::total 0.071839 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu.dtb.walker 0.000957 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.itb.walker 0.001927 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.inst 0.018136 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu.data 0.111631 # miss rate for overall accesses
+system.l2c.overall_miss_rate::total 0.071839 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu.dtb.walker 52195.238095 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.itb.walker 52117.647059 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.inst 52259.312029 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu.data 52559.614542 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total 52468.724211 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu.data 15491.669972 # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total 15491.669972 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu.data 52077.298075 # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 52077.298075 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu.dtb.walker 52195.238095 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.itb.walker 52117.647059 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.inst 52259.312029 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu.data 52195.198861 # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 52201.292100 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.dtb.walker 52195.238095 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.itb.walker 52117.647059 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.inst 52259.312029 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu.data 52195.198861 # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 52201.292100 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -213,33 +248,46 @@ system.l2c.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000957
system.l2c.ReadReq_mshr_miss_rate::cpu.itb.walker 0.001927 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.inst 0.018135 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu.data 0.033076 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total 0.025337 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu.data 0.882394 # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total 0.882394 # mshr miss rate for UpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu.data 0.481904 # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total 0.481904 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu.dtb.walker 0.000957 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.itb.walker 0.001927 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.inst 0.018135 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu.data 0.111630 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total 0.071838 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu.dtb.walker 0.000957 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.itb.walker 0.001927 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.inst 0.018135 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu.data 0.111630 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total 0.071838 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 40095.238095 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 40000 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.inst 40045.951860 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu.data 40337.326704 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total 40249.342829 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu.data 40144.585482 # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 40144.585482 # average UpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu.data 40010.093602 # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 40010.093602 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.dtb.walker 40095.238095 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.itb.walker 40000 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.inst 40045.951860 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu.data 40090.083410 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 40085.880200 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.dtb.walker 40095.238095 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.itb.walker 40000 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.inst 40045.951860 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu.data 40090.083410 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 40085.880200 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
+system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.replacements 47578 # number of replacements
system.iocache.tagsinuse 0.166155 # Cycle average of tags in use
@@ -275,13 +323,21 @@ system.iocache.demand_accesses::total 47633 # nu
system.iocache.overall_accesses::pc.south_bridge.ide 47633 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 47633 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 125279.224535 # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 125279.224535 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 136416.955479 # average WriteReq miss latency
+system.iocache.WriteReq_avg_miss_latency::total 136416.955479 # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 136203.474314 # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 136203.474314 # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 136203.474314 # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 136203.474314 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 69025534 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 11269 # number of cycles access was blocked
@@ -309,13 +365,21 @@ system.iocache.demand_mshr_miss_latency::total 4010524860
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 4010524860 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 4010524860 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for WriteReq accesses
+system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for demand accesses
+system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for overall accesses
+system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 73254.087623 # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 73254.087623 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 84410.185745 # average WriteReq mshr miss latency
+system.iocache.WriteReq_avg_mshr_miss_latency::total 84410.185745 # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 84196.352529 # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 84196.352529 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 84196.352529 # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 84196.352529 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD).
@@ -635,11 +699,17 @@ system.cpu.icache.demand_accesses::total 9366799 # nu
system.cpu.icache.overall_accesses::cpu.inst 9366799 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 9366799 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.123115 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.123115 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.123115 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.123115 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.123115 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.123115 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14938.055188 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 14938.055188 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14938.055188 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 14938.055188 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14938.055188 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 14938.055188 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 2912492 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 289 # number of cycles access was blocked
@@ -669,11 +739,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 13093471492
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 13093471492 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 13093471492 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.115814 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.115814 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.115814 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.115814 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.115814 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.115814 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12069.918282 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12069.918282 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12069.918282 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 12069.918282 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12069.918282 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 12069.918282 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements 10825 # number of replacements
system.cpu.itb_walker_cache.tagsinuse 6.011393 # Cycle average of tags in use
@@ -713,11 +789,17 @@ system.cpu.itb_walker_cache.demand_accesses::total 39097
system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 39097 # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total 39097 # number of overall (read+write) accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.298946 # miss rate for ReadReq accesses
+system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.298946 # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.298923 # miss rate for demand accesses
+system.cpu.itb_walker_cache.demand_miss_rate::total 0.298923 # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.298923 # miss rate for overall accesses
+system.cpu.itb_walker_cache.overall_miss_rate::total 0.298923 # miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 12681.954308 # average ReadReq miss latency
+system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 12681.954308 # average ReadReq miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 12681.954308 # average overall miss latency
+system.cpu.itb_walker_cache.demand_avg_miss_latency::total 12681.954308 # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 12681.954308 # average overall miss latency
+system.cpu.itb_walker_cache.overall_avg_miss_latency::total 12681.954308 # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -741,11 +823,17 @@ system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 112719500
system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 112719500 # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 112719500 # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.298946 # mshr miss rate for ReadReq accesses
+system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.298946 # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.298923 # mshr miss rate for demand accesses
+system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.298923 # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.298923 # mshr miss rate for overall accesses
+system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.298923 # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 9644.861812 # average ReadReq mshr miss latency
+system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 9644.861812 # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 9644.861812 # average overall mshr miss latency
+system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 9644.861812 # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 9644.861812 # average overall mshr miss latency
+system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 9644.861812 # average overall mshr miss latency
system.cpu.itb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements 116553 # number of replacements
system.cpu.dtb_walker_cache.tagsinuse 13.859632 # Cycle average of tags in use
@@ -781,11 +869,17 @@ system.cpu.dtb_walker_cache.demand_accesses::total 253531
system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 253531 # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total 253531 # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.463730 # miss rate for ReadReq accesses
+system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.463730 # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.463730 # miss rate for demand accesses
+system.cpu.dtb_walker_cache.demand_miss_rate::total 0.463730 # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.463730 # miss rate for overall accesses
+system.cpu.dtb_walker_cache.overall_miss_rate::total 0.463730 # miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 13967.432168 # average ReadReq miss latency
+system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 13967.432168 # average ReadReq miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 13967.432168 # average overall miss latency
+system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 13967.432168 # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 13967.432168 # average overall miss latency
+system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 13967.432168 # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -809,11 +903,17 @@ system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 1286519500
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 1286519500 # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 1286519500 # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.463730 # mshr miss rate for ReadReq accesses
+system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.463730 # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.463730 # mshr miss rate for demand accesses
+system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.463730 # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.463730 # mshr miss rate for overall accesses
+system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.463730 # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10942.583142 # average ReadReq mshr miss latency
+system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10942.583142 # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10942.583142 # average overall mshr miss latency
+system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10942.583142 # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10942.583142 # average overall mshr miss latency
+system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10942.583142 # average overall mshr miss latency
system.cpu.dtb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1673290 # number of replacements
system.cpu.dcache.tagsinuse 511.997033 # Cycle average of tags in use
@@ -857,13 +957,21 @@ system.cpu.dcache.demand_accesses::total 21751990 # nu
system.cpu.dcache.overall_accesses::cpu.data 21751990 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 21751990 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.180567 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.180567 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037870 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.037870 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.125479 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.125479 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.125479 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.125479 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15004.833868 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 15004.833868 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33222.326506 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 33222.326506 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17127.337761 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 17127.337761 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17127.337761 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 17127.337761 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 25105497 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 3680 # number of cycles access was blocked
@@ -905,16 +1013,27 @@ system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 1392930500
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 86600685000 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 86600685000 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.103449 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.103449 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.035203 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.035203 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.077103 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.077103 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.077103 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.077103 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13158.410391 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13158.410391 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31623.944119 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31623.944119 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16413.096906 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 16413.096906 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16413.096906 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 16413.096906 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
+system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
+system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 0 # number of quiesce instructions executed
diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/config.ini b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/config.ini
index 78474a665..c9fc9d3a5 100644
--- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/config.ini
+++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/config.ini
@@ -15,7 +15,7 @@ e820_table=system.e820_table
init_param=0
intel_mp_pointer=system.intel_mp_pointer
intel_mp_table=system.intel_mp_table
-kernel=/scratch/nilay/GEM5/system/binaries/x86_64-vmlinux-2.6.22.9.smp
+kernel=/dist/m5/system/binaries/x86_64-vmlinux-2.6.22.9.smp
load_addr_mask=18446744073709551615
mem_mode=timing
memories=system.physmem
@@ -995,7 +995,7 @@ table_size=65536
[system.pc.south_bridge.ide.disks0.image.child]
type=RawDiskImage
-image_file=/scratch/nilay/GEM5/system/disks/linux-x86.img
+image_file=/dist/m5/system/disks/linux-x86.img
read_only=true
[system.pc.south_bridge.ide.disks1]
@@ -1015,7 +1015,7 @@ table_size=65536
[system.pc.south_bridge.ide.disks1.image.child]
type=RawDiskImage
-image_file=/scratch/nilay/GEM5/system/disks/linux-bigswap2.img
+image_file=/dist/m5/system/disks/linux-bigswap2.img
read_only=true
[system.pc.south_bridge.int_lines0]
@@ -1185,9 +1185,8 @@ zero=false
port=system.piobus.master[0]
[system.piobus]
-type=Bus
+type=NoncoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=true
diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/ruby.stats b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/ruby.stats
index 5cc55eff8..f9683d0c4 100644
--- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/ruby.stats
+++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/ruby.stats
@@ -34,27 +34,27 @@ periodic_stats_period: 1000000
================ End RubySystem Configuration Print ================
-Real time: May/21/2012 19:39:45
+Real time: Jun/04/2012 17:25:31
Profiler Stats
--------------
-Elapsed_time_in_seconds: 1285
-Elapsed_time_in_minutes: 21.4167
-Elapsed_time_in_hours: 0.356944
-Elapsed_time_in_days: 0.0148727
+Elapsed_time_in_seconds: 842
+Elapsed_time_in_minutes: 14.0333
+Elapsed_time_in_hours: 0.233889
+Elapsed_time_in_days: 0.00974537
-Virtual_time_in_seconds: 1013.41
-Virtual_time_in_minutes: 16.8902
-Virtual_time_in_hours: 0.281503
-Virtual_time_in_days: 0.0117293
+Virtual_time_in_seconds: 842.03
+Virtual_time_in_minutes: 14.0338
+Virtual_time_in_hours: 0.233897
+Virtual_time_in_days: 0.00974572
Ruby_current_time: 10609379371
Ruby_start_time: 0
Ruby_cycles: 10609379371
-mbytes_resident: 269.652
-mbytes_total: 517.469
-resident_ratio: 0.521114
+mbytes_resident: 268.047
+mbytes_total: 470.199
+resident_ratio: 0.570071
ruby_cycles_executed: [ 10609379372 10609379372 ]
@@ -123,13 +123,13 @@ Total_nonPF_delay_cycles: [binsize: 1 max: 9 count: 4764816 average: 0.0223746 |
Resource Usage
--------------
page_size: 4096
-user_time: 1013
+user_time: 841
system_time: 0
-page_reclaims: 70791
-page_faults: 113
+page_reclaims: 69674
+page_faults: 18
swaps: 0
-block_inputs: 0
-block_outputs: 0
+block_inputs: 16056
+block_outputs: 408
Network Stats
-------------
diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/simout b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/simout
index 4bb71c433..d6cb455f2 100755
--- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/simout
+++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/simout
@@ -1,15 +1,13 @@
-Redirecting stdout to build/X86_MESI_CMP_directory/tests/opt/long/fs/10.linux-boot/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/simout
-Redirecting stderr to build/X86_MESI_CMP_directory/tests/opt/long/fs/10.linux-boot/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 21 2012 19:18:11
-gem5 started May 21 2012 19:18:20
-gem5 executing on ribera.cs.wisc.edu
+gem5 compiled Jun 4 2012 13:44:12
+gem5 started Jun 4 2012 17:11:29
+gem5 executing on zizzer
command line: build/X86_MESI_CMP_directory/gem5.opt -d build/X86_MESI_CMP_directory/tests/opt/long/fs/10.linux-boot/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory -re tests/run.py build/X86_MESI_CMP_directory/tests/opt/long/fs/10.linux-boot/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory
warning: add_child('terminal'): child 'terminal' already has parent
Global frequency set at 1000000000000 ticks per second
-info: kernel located at: /scratch/nilay/GEM5/system/binaries/x86_64-vmlinux-2.6.22.9.smp
+info: kernel located at: /dist/m5/system/binaries/x86_64-vmlinux-2.6.22.9.smp
0: rtc: Real-time clock set to Sun Jan 1 00:00:00 2012
info: Entering event queue @ 0. Starting simulation...
Exiting @ tick 5304689685500 because m5_exit instruction encountered
diff --git a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/stats.txt b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/stats.txt
index c2f297e1d..b7d143468 100644
--- a/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/stats.txt
+++ b/tests/long/fs/10.linux-boot/ref/x86/linux/pc-simple-timing-ruby-MESI_CMP_directory/stats.txt
@@ -4,23 +4,74 @@ sim_seconds 5.304690 # Nu
sim_ticks 5304689685500 # Number of ticks simulated
final_tick 5304689685500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 106822 # Simulator instruction rate (inst/s)
-host_op_rate 218222 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 4128199893 # Simulator tick rate (ticks/s)
-host_mem_usage 529892 # Number of bytes of host memory used
-host_seconds 1284.99 # Real time elapsed on the host
+host_inst_rate 163049 # Simulator instruction rate (inst/s)
+host_op_rate 333085 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 6301127704 # Simulator tick rate (ticks/s)
+host_mem_usage 481488 # Number of bytes of host memory used
+host_seconds 841.86 # Real time elapsed on the host
sim_insts 137264752 # Number of instructions simulated
sim_ops 280412254 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 1392025556 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 1298120352 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 70902832 # Number of bytes written to this memory
-system.physmem.num_reads 178001662 # Number of read requests responded to by this memory
-system.physmem.num_writes 9866514 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 262414135 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 244711836 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 13366066 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 275780201 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::pc.south_bridge.ide 35144 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.dtb.walker 126800 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker 64416 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst 827772912 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data 39626426 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker 100784 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.itb.walker 45696 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst 470347440 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data 53905938 # Number of bytes read from this memory
+system.physmem.bytes_read::total 1392025556 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst 827772912 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst 470347440 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1298120352 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::pc.south_bridge.ide 2991104 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu0.itb.walker 16 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu0.data 32173132 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu1.data 35738580 # Number of bytes written to this memory
+system.physmem.bytes_written::total 70902832 # Number of bytes written to this memory
+system.physmem.num_reads::pc.south_bridge.ide 809 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.dtb.walker 15850 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker 8052 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst 103471614 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data 6642662 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker 12598 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.itb.walker 5712 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst 58793430 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data 9050935 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 178001662 # Number of read requests responded to by this memory
+system.physmem.num_writes::pc.south_bridge.ide 46736 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu0.itb.walker 2 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu0.data 4837067 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu1.data 4982709 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 9866514 # Number of write requests responded to by this memory
+system.physmem.bw_read::pc.south_bridge.ide 6625 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.dtb.walker 23903 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker 12143 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst 156045492 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data 7470074 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker 18999 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.itb.walker 8614 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst 88666344 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data 10161940 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 262414135 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst 156045492 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst 88666344 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 244711836 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::pc.south_bridge.ide 563860 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.itb.walker 3 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data 6065036 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu1.data 6737167 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 13366066 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::pc.south_bridge.ide 570485 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker 23903 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker 12146 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst 156045492 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data 13535110 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker 18999 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.itb.walker 8614 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst 88666344 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data 16899107 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 275780201 # Total bandwidth to/from this memory (bytes/s)
system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes 32768 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs 30 # Number of DMA read transactions (not PRD).
@@ -44,7 +95,7 @@ system.cpu0.num_func_calls 0 # nu
system.cpu0.num_conditional_control_insts 17923925 # number of instructions that are conditional controls
system.cpu0.num_int_insts 168469813 # number of integer instructions
system.cpu0.num_fp_insts 0 # number of float instructions
-system.cpu0.num_int_register_reads 517963582 # number of times the integer registers were read
+system.cpu0.num_int_register_reads 517963630 # number of times the integer registers were read
system.cpu0.num_int_register_writes 280483339 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 0 # number of times the floating registers were written
@@ -68,7 +119,7 @@ system.cpu1.num_func_calls 0 # nu
system.cpu1.num_conditional_control_insts 8197841 # number of instructions that are conditional controls
system.cpu1.num_int_insts 89110416 # number of integer instructions
system.cpu1.num_fp_insts 0 # number of float instructions
-system.cpu1.num_int_register_reads 273178552 # number of times the integer registers were read
+system.cpu1.num_int_register_reads 273178604 # number of times the integer registers were read
system.cpu1.num_int_register_writes 138760228 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 0 # number of times the floating registers were written
diff --git a/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/config.ini b/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/config.ini
index acae3dcdb..1fcee5057 100644
--- a/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/config.ini
+++ b/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/config.ini
@@ -19,7 +19,7 @@ init_param=0
kernel=
load_addr_mask=1099511627775
mem_mode=atomic
-memories=system.hypervisor_desc system.nvram system.partition_desc system.physmem2 system.rom system.physmem
+memories=system.partition_desc system.rom system.hypervisor_desc system.nvram system.physmem system.physmem2
num_work_ids=16
nvram=system.nvram
nvram_addr=133429198848
@@ -140,9 +140,8 @@ type=IntrControl
sys=system
[system.iobus]
-type=Bus
+type=NoncoherentBus
block_size=64
-bus_id=0
clock=2
header_cycles=1
use_default_range=false
@@ -151,10 +150,9 @@ master=system.t1000.fake_clk.pio system.t1000.fake_membnks.pio system.t1000.fake
slave=system.bridge.master
[system.membus]
-type=Bus
+type=CoherentBus
children=badaddr_responder
block_size=64
-bus_id=1
clock=2
header_cycles=1
use_default_range=false
diff --git a/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/simerr b/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/simerr
index 179231b2e..61ba0c5bc 100755
--- a/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/simerr
+++ b/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/simerr
@@ -1,4 +1,5 @@
warn: Sockets disabled, not accepting terminal connections
+warn: CoherentBus system.membus has no snooping ports attached!
warn: Sockets disabled, not accepting gdb connections
warn: Don't know what interrupt to clear for console.
hack: be nice to actually delete the event here
diff --git a/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/simout b/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/simout
index 3dd47139a..483f7795e 100755
--- a/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/simout
+++ b/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:05:42
-gem5 started May 8 2012 15:49:20
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:01:47
+gem5 started Jun 4 2012 15:02:47
+gem5 executing on zizzer
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic -re tests/run.py build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic
Global frequency set at 2000000000 ticks per second
info: No kernel set for full system simulation. Assuming you know what you're doing if not SPARC ISA
diff --git a/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt b/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt
index 714a7f4dc..80abd3d9c 100644
--- a/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt
+++ b/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/stats.txt
@@ -4,67 +4,107 @@ sim_seconds 1.116889 # Nu
sim_ticks 2233777512 # Number of ticks simulated
final_tick 2233777512 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 2000000000 # Frequency of simulated ticks
-host_inst_rate 1707325 # Simulator instruction rate (inst/s)
-host_op_rate 1707996 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1711534 # Simulator tick rate (ticks/s)
-host_mem_usage 511008 # Number of bytes of host memory used
-host_seconds 1305.13 # Real time elapsed on the host
+host_inst_rate 3140005 # Simulator instruction rate (inst/s)
+host_op_rate 3141240 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 3147745 # Simulator tick rate (ticks/s)
+host_mem_usage 511524 # Number of bytes of host memory used
+host_seconds 709.64 # Real time elapsed on the host
sim_insts 2228284650 # Number of instructions simulated
sim_ops 2229160714 # Number of ops (including micro ops) simulated
-system.hypervisor_desc.bytes_read 16792 # Number of bytes read from this memory
-system.hypervisor_desc.bytes_inst_read 0 # Number of instructions bytes read from this memory
-system.hypervisor_desc.bytes_written 0 # Number of bytes written to this memory
-system.hypervisor_desc.num_reads 9024 # Number of read requests responded to by this memory
-system.hypervisor_desc.num_writes 0 # Number of write requests responded to by this memory
-system.hypervisor_desc.num_other 0 # Number of other requests responded to by this memory
-system.hypervisor_desc.bw_read 15035 # Total read bandwidth from this memory (bytes/s)
-system.hypervisor_desc.bw_total 15035 # Total bandwidth to/from this memory (bytes/s)
-system.nvram.bytes_read 284 # Number of bytes read from this memory
-system.nvram.bytes_inst_read 0 # Number of instructions bytes read from this memory
-system.nvram.bytes_written 92 # Number of bytes written to this memory
-system.nvram.num_reads 284 # Number of read requests responded to by this memory
-system.nvram.num_writes 92 # Number of write requests responded to by this memory
-system.nvram.num_other 0 # Number of other requests responded to by this memory
-system.nvram.bw_read 254 # Total read bandwidth from this memory (bytes/s)
-system.nvram.bw_write 82 # Write bandwidth from this memory (bytes/s)
-system.nvram.bw_total 337 # Total bandwidth to/from this memory (bytes/s)
-system.partition_desc.bytes_read 4846 # Number of bytes read from this memory
-system.partition_desc.bytes_inst_read 0 # Number of instructions bytes read from this memory
-system.partition_desc.bytes_written 0 # Number of bytes written to this memory
-system.partition_desc.num_reads 608 # Number of read requests responded to by this memory
-system.partition_desc.num_writes 0 # Number of write requests responded to by this memory
-system.partition_desc.num_other 0 # Number of other requests responded to by this memory
-system.partition_desc.bw_read 4339 # Total read bandwidth from this memory (bytes/s)
-system.partition_desc.bw_total 4339 # Total bandwidth to/from this memory (bytes/s)
-system.physmem2.bytes_read 9813991967 # Number of bytes read from this memory
-system.physmem2.bytes_inst_read 8318106840 # Number of instructions bytes read from this memory
-system.physmem2.bytes_written 897268422 # Number of bytes written to this memory
-system.physmem2.num_reads 2403489130 # Number of read requests responded to by this memory
-system.physmem2.num_writes 187387796 # Number of write requests responded to by this memory
-system.physmem2.num_other 5403067 # Number of other requests responded to by this memory
-system.physmem2.bw_read 8786901931 # Total read bandwidth from this memory (bytes/s)
-system.physmem2.bw_inst_read 7447569684 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem2.bw_write 803364182 # Write bandwidth from this memory (bytes/s)
-system.physmem2.bw_total 9590266113 # Total bandwidth to/from this memory (bytes/s)
-system.rom.bytes_read 1128688 # Number of bytes read from this memory
-system.rom.bytes_inst_read 432296 # Number of instructions bytes read from this memory
-system.rom.bytes_written 0 # Number of bytes written to this memory
-system.rom.num_reads 195123 # Number of read requests responded to by this memory
-system.rom.num_writes 0 # Number of write requests responded to by this memory
-system.rom.num_other 0 # Number of other requests responded to by this memory
-system.rom.bw_read 1010564 # Total read bandwidth from this memory (bytes/s)
-system.rom.bw_inst_read 387054 # Instruction read bandwidth from this memory (bytes/s)
-system.rom.bw_total 1010564 # Total bandwidth to/from this memory (bytes/s)
-system.physmem.bytes_read 709825348 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 612291324 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 15400223 # Number of bytes written to this memory
-system.physmem.num_reads 165224885 # Number of read requests responded to by this memory
-system.physmem.num_writes 1927067 # Number of write requests responded to by this memory
-system.physmem.num_other 14 # Number of other requests responded to by this memory
-system.physmem.bw_read 635538091 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 548211557 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 13788502 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 649326593 # Total bandwidth to/from this memory (bytes/s)
+system.hypervisor_desc.bytes_read::cpu.data 16792 # Number of bytes read from this memory
+system.hypervisor_desc.bytes_read::total 16792 # Number of bytes read from this memory
+system.hypervisor_desc.num_reads::cpu.data 9024 # Number of read requests responded to by this memory
+system.hypervisor_desc.num_reads::total 9024 # Number of read requests responded to by this memory
+system.hypervisor_desc.bw_read::cpu.data 15035 # Total read bandwidth from this memory (bytes/s)
+system.hypervisor_desc.bw_read::total 15035 # Total read bandwidth from this memory (bytes/s)
+system.hypervisor_desc.bw_total::cpu.data 15035 # Total bandwidth to/from this memory (bytes/s)
+system.hypervisor_desc.bw_total::total 15035 # Total bandwidth to/from this memory (bytes/s)
+system.partition_desc.bytes_read::cpu.data 4846 # Number of bytes read from this memory
+system.partition_desc.bytes_read::total 4846 # Number of bytes read from this memory
+system.partition_desc.num_reads::cpu.data 608 # Number of read requests responded to by this memory
+system.partition_desc.num_reads::total 608 # Number of read requests responded to by this memory
+system.partition_desc.bw_read::cpu.data 4339 # Total read bandwidth from this memory (bytes/s)
+system.partition_desc.bw_read::total 4339 # Total read bandwidth from this memory (bytes/s)
+system.partition_desc.bw_total::cpu.data 4339 # Total bandwidth to/from this memory (bytes/s)
+system.partition_desc.bw_total::total 4339 # Total bandwidth to/from this memory (bytes/s)
+system.rom.bytes_read::cpu.inst 432296 # Number of bytes read from this memory
+system.rom.bytes_read::cpu.data 696392 # Number of bytes read from this memory
+system.rom.bytes_read::total 1128688 # Number of bytes read from this memory
+system.rom.bytes_inst_read::cpu.inst 432296 # Number of instructions bytes read from this memory
+system.rom.bytes_inst_read::total 432296 # Number of instructions bytes read from this memory
+system.rom.num_reads::cpu.inst 108074 # Number of read requests responded to by this memory
+system.rom.num_reads::cpu.data 87049 # Number of read requests responded to by this memory
+system.rom.num_reads::total 195123 # Number of read requests responded to by this memory
+system.rom.bw_read::cpu.inst 387054 # Total read bandwidth from this memory (bytes/s)
+system.rom.bw_read::cpu.data 623511 # Total read bandwidth from this memory (bytes/s)
+system.rom.bw_read::total 1010564 # Total read bandwidth from this memory (bytes/s)
+system.rom.bw_inst_read::cpu.inst 387054 # Instruction read bandwidth from this memory (bytes/s)
+system.rom.bw_inst_read::total 387054 # Instruction read bandwidth from this memory (bytes/s)
+system.rom.bw_total::cpu.inst 387054 # Total bandwidth to/from this memory (bytes/s)
+system.rom.bw_total::cpu.data 623511 # Total bandwidth to/from this memory (bytes/s)
+system.rom.bw_total::total 1010564 # Total bandwidth to/from this memory (bytes/s)
+system.nvram.bytes_read::cpu.data 284 # Number of bytes read from this memory
+system.nvram.bytes_read::total 284 # Number of bytes read from this memory
+system.nvram.bytes_written::cpu.data 92 # Number of bytes written to this memory
+system.nvram.bytes_written::total 92 # Number of bytes written to this memory
+system.nvram.num_reads::cpu.data 284 # Number of read requests responded to by this memory
+system.nvram.num_reads::total 284 # Number of read requests responded to by this memory
+system.nvram.num_writes::cpu.data 92 # Number of write requests responded to by this memory
+system.nvram.num_writes::total 92 # Number of write requests responded to by this memory
+system.nvram.bw_read::cpu.data 254 # Total read bandwidth from this memory (bytes/s)
+system.nvram.bw_read::total 254 # Total read bandwidth from this memory (bytes/s)
+system.nvram.bw_write::cpu.data 82 # Write bandwidth from this memory (bytes/s)
+system.nvram.bw_write::total 82 # Write bandwidth from this memory (bytes/s)
+system.nvram.bw_total::cpu.data 337 # Total bandwidth to/from this memory (bytes/s)
+system.nvram.bw_total::total 337 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 612291324 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 97534024 # Number of bytes read from this memory
+system.physmem.bytes_read::total 709825348 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 612291324 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 612291324 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 15400223 # Number of bytes written to this memory
+system.physmem.bytes_written::total 15400223 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 153072831 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 12152054 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 165224885 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 1927067 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 1927067 # Number of write requests responded to by this memory
+system.physmem.num_other::cpu.data 14 # Number of other requests responded to by this memory
+system.physmem.num_other::total 14 # Number of other requests responded to by this memory
+system.physmem.bw_read::cpu.inst 548211557 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 87326534 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 635538091 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 548211557 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 548211557 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 13788502 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 13788502 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 548211557 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 101115036 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 649326593 # Total bandwidth to/from this memory (bytes/s)
+system.physmem2.bytes_read::cpu.inst 8318106840 # Number of bytes read from this memory
+system.physmem2.bytes_read::cpu.data 1495885127 # Number of bytes read from this memory
+system.physmem2.bytes_read::total 9813991967 # Number of bytes read from this memory
+system.physmem2.bytes_inst_read::cpu.inst 8318106840 # Number of instructions bytes read from this memory
+system.physmem2.bytes_inst_read::total 8318106840 # Number of instructions bytes read from this memory
+system.physmem2.bytes_written::cpu.data 897268422 # Number of bytes written to this memory
+system.physmem2.bytes_written::total 897268422 # Number of bytes written to this memory
+system.physmem2.num_reads::cpu.inst 2079526710 # Number of read requests responded to by this memory
+system.physmem2.num_reads::cpu.data 323962420 # Number of read requests responded to by this memory
+system.physmem2.num_reads::total 2403489130 # Number of read requests responded to by this memory
+system.physmem2.num_writes::cpu.data 187387796 # Number of write requests responded to by this memory
+system.physmem2.num_writes::total 187387796 # Number of write requests responded to by this memory
+system.physmem2.num_other::cpu.data 5403067 # Number of other requests responded to by this memory
+system.physmem2.num_other::total 5403067 # Number of other requests responded to by this memory
+system.physmem2.bw_read::cpu.inst 7447569684 # Total read bandwidth from this memory (bytes/s)
+system.physmem2.bw_read::cpu.data 1339332247 # Total read bandwidth from this memory (bytes/s)
+system.physmem2.bw_read::total 8786901931 # Total read bandwidth from this memory (bytes/s)
+system.physmem2.bw_inst_read::cpu.inst 7447569684 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem2.bw_inst_read::total 7447569684 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem2.bw_write::cpu.data 803364182 # Write bandwidth from this memory (bytes/s)
+system.physmem2.bw_write::total 803364182 # Write bandwidth from this memory (bytes/s)
+system.physmem2.bw_total::cpu.inst 7447569684 # Total bandwidth to/from this memory (bytes/s)
+system.physmem2.bw_total::cpu.data 2142696429 # Total bandwidth to/from this memory (bytes/s)
+system.physmem2.bw_total::total 9590266113 # Total bandwidth to/from this memory (bytes/s)
system.cpu.numCycles 2233777513 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
diff --git a/tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/config.ini b/tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/config.ini
index 37ea66e58..c1fb80fc3 100644
--- a/tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/config.ini
+++ b/tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/config.ini
@@ -176,9 +176,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -209,9 +208,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/simout b/tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/simout
index 4bff58d47..b4ecd43cf 100755
--- a/tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/simout
+++ b/tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:38:38
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 13:43:43
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/00.gzip/alpha/tru64/inorder-timing -re tests/run.py build/ALPHA/tests/opt/long/se/00.gzip/alpha/tru64/inorder-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/stats.txt b/tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/stats.txt
index 7e649e9a6..e5597cd29 100644
--- a/tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/stats.txt
+++ b/tests/long/se/00.gzip/ref/alpha/tru64/inorder-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.274300 # Nu
sim_ticks 274300226500 # Number of ticks simulated
final_tick 274300226500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 71153 # Simulator instruction rate (inst/s)
-host_op_rate 71153 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 32428333 # Simulator tick rate (ticks/s)
-host_mem_usage 214868 # Number of bytes of host memory used
-host_seconds 8458.66 # Real time elapsed on the host
+host_inst_rate 112537 # Simulator instruction rate (inst/s)
+host_op_rate 112537 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 51289289 # Simulator tick rate (ticks/s)
+host_mem_usage 215256 # Number of bytes of host memory used
+host_seconds 5348.10 # Real time elapsed on the host
sim_insts 601856964 # Number of instructions simulated
sim_ops 601856964 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 5894080 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 54720 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 3798144 # Number of bytes written to this memory
-system.physmem.num_reads 92095 # Number of read requests responded to by this memory
-system.physmem.num_writes 59346 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 21487696 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 199489 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 13846667 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 35334364 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 54720 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 5839360 # Number of bytes read from this memory
+system.physmem.bytes_read::total 5894080 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 54720 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 54720 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 3798144 # Number of bytes written to this memory
+system.physmem.bytes_written::total 3798144 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 855 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 91240 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 92095 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 59346 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 59346 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 199489 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 21288207 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 21487696 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 199489 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 199489 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 13846667 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 13846667 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 13846667 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 199489 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 21288207 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 35334364 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -156,11 +169,17 @@ system.cpu.icache.demand_accesses::total 25020500 # nu
system.cpu.icache.overall_accesses::cpu.inst 25020500 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 25020500 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000041 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000041 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000041 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000041 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000041 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000041 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55543.095005 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 55543.095005 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55543.095005 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 55543.095005 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55543.095005 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 55543.095005 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 87500 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -188,11 +207,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 45765000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 45765000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 45765000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000034 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000034 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000034 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000034 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000034 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000034 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53526.315789 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53526.315789 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53526.315789 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 53526.315789 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53526.315789 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 53526.315789 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 451299 # number of replacements
system.cpu.dcache.tagsinuse 4094.124914 # Cycle average of tags in use
@@ -236,13 +261,21 @@ system.cpu.dcache.demand_accesses::total 153965363 # nu
system.cpu.dcache.overall_accesses::cpu.data 153965363 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 153965363 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.003437 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.003437 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.029850 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.029850 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.010205 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.010205 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.010205 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.010205 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20711.000094 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 20711.000094 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 21439.553674 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 21439.553674 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 21257.069353 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 21257.069353 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 21257.069353 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 21257.069353 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 12006000 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 3424818500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 2777 # number of cycles access was blocked
@@ -278,13 +311,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 9028960000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9028960000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 9028960000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001757 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001757 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006442 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006442 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002958 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.002958 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002958 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.002958 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17701.436650 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17701.436650 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 21509.285380 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21509.285380 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19826.655980 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 19826.655980 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19826.655980 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 19826.655980 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 73798 # number of replacements
system.cpu.l2cache.tagsinuse 17696.811171 # Cycle average of tags in use
@@ -346,18 +387,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 455395
system.cpu.l2cache.overall_accesses::total 456250 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.154881 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.158457 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.236350 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.236350 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.200354 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.201852 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.200354 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.201852 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52359.649123 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52309.042485 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52310.393829 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52174.395765 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52174.395765 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52359.649123 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52220.385796 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52221.678701 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52359.649123 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52220.385796 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52221.678701 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 1278500 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 127 # number of cycles access was blocked
@@ -392,18 +441,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 3653566500
system.cpu.l2cache.overall_mshr_miss_latency::total 3687911500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.154881 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.158457 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.236350 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.236350 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.200354 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.201852 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.200354 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.201852 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40169.590643 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40003.914773 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40008.338799 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40063.993941 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40063.993941 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40169.590643 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40043.473257 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40044.644117 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40169.590643 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40043.473257 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40044.644117 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/00.gzip/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/00.gzip/ref/alpha/tru64/o3-timing/config.ini
index d7f68c19e..01ebbe1c7 100644
--- a/tests/long/se/00.gzip/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/se/00.gzip/ref/alpha/tru64/o3-timing/config.ini
@@ -474,9 +474,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -507,9 +506,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/00.gzip/ref/alpha/tru64/o3-timing/simout b/tests/long/se/00.gzip/ref/alpha/tru64/o3-timing/simout
index 1f4384270..ef914e93c 100755
--- a/tests/long/se/00.gzip/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/se/00.gzip/ref/alpha/tru64/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:36:56
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 13:42:45
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/00.gzip/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/opt/long/se/00.gzip/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/00.gzip/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/00.gzip/ref/alpha/tru64/o3-timing/stats.txt
index 0a8d681a5..aa861e979 100644
--- a/tests/long/se/00.gzip/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/00.gzip/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.134621 # Nu
sim_ticks 134621123500 # Number of ticks simulated
final_tick 134621123500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 99995 # Simulator instruction rate (inst/s)
-host_op_rate 99995 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 23802311 # Simulator tick rate (ticks/s)
-host_mem_usage 215740 # Number of bytes of host memory used
-host_seconds 5655.80 # Real time elapsed on the host
+host_inst_rate 192359 # Simulator instruction rate (inst/s)
+host_op_rate 192359 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 45788058 # Simulator tick rate (ticks/s)
+host_mem_usage 216172 # Number of bytes of host memory used
+host_seconds 2940.09 # Real time elapsed on the host
sim_insts 565552443 # Number of instructions simulated
sim_ops 565552443 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 5937600 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 64128 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 3797952 # Number of bytes written to this memory
-system.physmem.num_reads 92775 # Number of read requests responded to by this memory
-system.physmem.num_writes 59343 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 44106005 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 476359 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 28212155 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 72318160 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 64128 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 5873472 # Number of bytes read from this memory
+system.physmem.bytes_read::total 5937600 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 64128 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 64128 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 3797952 # Number of bytes written to this memory
+system.physmem.bytes_written::total 3797952 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 1002 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 91773 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 92775 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 59343 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 59343 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 476359 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 43629646 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 44106005 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 476359 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 476359 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 28212155 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 28212155 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 28212155 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 476359 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 43629646 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 72318160 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -358,11 +371,17 @@ system.cpu.icache.demand_accesses::total 66483943 # nu
system.cpu.icache.overall_accesses::cpu.inst 66483943 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 66483943 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000022 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000022 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000022 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000022 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000022 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000022 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34946.440912 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 34946.440912 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34946.440912 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 34946.440912 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34946.440912 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 34946.440912 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -390,11 +409,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 35750000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 35750000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 35750000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000015 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000015 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000015 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000015 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000015 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000015 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35678.642715 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35678.642715 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35678.642715 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 35678.642715 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35678.642715 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 35678.642715 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 460743 # number of replacements
system.cpu.dcache.tagsinuse 4093.783086 # Cycle average of tags in use
@@ -446,15 +471,25 @@ system.cpu.dcache.demand_accesses::total 151114481 # nu
system.cpu.dcache.overall_accesses::cpu.data 151114481 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 151114481 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.006469 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.006469 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.032971 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.032971 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.015873 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.015873 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.013388 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.013388 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.013388 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.013388 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16273.449094 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 16273.449094 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 15091.410417 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 15091.410417 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 3500 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 3500 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15513.457453 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 15513.457453 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15513.457453 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 15513.457453 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 678496 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 191500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 100 # number of cycles access was blocked
@@ -492,13 +527,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 4648014495
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4648014495 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4648014495 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001883 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001883 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006452 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006452 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003076 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.003076 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.003076 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.003076 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 7699.484588 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 7699.484588 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11899.490005 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11899.490005 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 9999.192183 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 9999.192183 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 9999.192183 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 9999.192183 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 74480 # number of replacements
system.cpu.l2cache.tagsinuse 17651.004599 # Cycle average of tags in use
@@ -560,18 +603,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 464839
system.cpu.l2cache.overall_accesses::total 465841 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.151842 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.155864 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.235100 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.235100 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.197430 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.199156 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.197430 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.199156 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34353.792415 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34398.888367 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34397.516471 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34540.434172 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34540.434172 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34353.792415 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34491.179323 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34489.695500 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34353.792415 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34491.179323 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34489.695500 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 339500 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 49 # number of cycles access was blocked
@@ -606,18 +657,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 2868929500
system.cpu.l2cache.overall_mshr_miss_latency::total 2900132500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.151842 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.155864 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.235100 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.235100 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.197430 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.199156 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.197430 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.199156 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31140.718563 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31015.093158 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31018.914898 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31392.467997 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31392.467997 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31140.718563 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31261.149794 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31259.849097 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31140.718563 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31261.149794 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31259.849097 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/config.ini b/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/config.ini
index 927f52249..352fd32f4 100644
--- a/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/config.ini
+++ b/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/config.ini
@@ -94,9 +94,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/simerr b/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/simerr
index 1b49765a7..1ed796979 100755
--- a/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/simerr
+++ b/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/simerr
@@ -1,3 +1,4 @@
+warn: CoherentBus system.membus has no snooping ports attached!
warn: Sockets disabled, not accepting gdb connections
warn: Prefetch instructions in Alpha do not do anything
warn: Prefetch instructions in Alpha do not do anything
diff --git a/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/simout b/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/simout
index db142b8a8..a4781a82f 100755
--- a/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/simout
+++ b/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:37:40
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 14:03:38
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/00.gzip/alpha/tru64/simple-atomic -re tests/run.py build/ALPHA/tests/opt/long/se/00.gzip/alpha/tru64/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/stats.txt b/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/stats.txt
index 068e22070..7df2c8121 100644
--- a/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/long/se/00.gzip/ref/alpha/tru64/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.300931 # Nu
sim_ticks 300930958000 # Number of ticks simulated
final_tick 300930958000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 2479447 # Simulator instruction rate (inst/s)
-host_op_rate 2479447 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1239733454 # Simulator tick rate (ticks/s)
-host_mem_usage 205680 # Number of bytes of host memory used
-host_seconds 242.74 # Real time elapsed on the host
+host_inst_rate 3871430 # Simulator instruction rate (inst/s)
+host_op_rate 3871429 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1935730316 # Simulator tick rate (ticks/s)
+host_mem_usage 206040 # Number of bytes of host memory used
+host_seconds 155.46 # Real time elapsed on the host
sim_insts 601856964 # Number of instructions simulated
sim_ops 601856964 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 2782990928 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 2407447588 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 152669504 # Number of bytes written to this memory
-system.physmem.num_reads 716375939 # Number of read requests responded to by this memory
-system.physmem.num_writes 39451321 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 9247938286 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7999999747 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 507324022 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 9755262308 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 2407447588 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 375543340 # Number of bytes read from this memory
+system.physmem.bytes_read::total 2782990928 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 2407447588 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 2407447588 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 152669504 # Number of bytes written to this memory
+system.physmem.bytes_written::total 152669504 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 601861897 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 114514042 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 716375939 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 39451321 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 39451321 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7999999747 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1247938539 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 9247938286 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7999999747 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7999999747 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 507324022 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 507324022 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7999999747 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 1755262561 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 9755262308 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
diff --git a/tests/long/se/00.gzip/ref/alpha/tru64/simple-timing/config.ini b/tests/long/se/00.gzip/ref/alpha/tru64/simple-timing/config.ini
index 86520ac69..f4efff3d6 100644
--- a/tests/long/se/00.gzip/ref/alpha/tru64/simple-timing/config.ini
+++ b/tests/long/se/00.gzip/ref/alpha/tru64/simple-timing/config.ini
@@ -143,9 +143,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -176,9 +175,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/00.gzip/ref/alpha/tru64/simple-timing/simout b/tests/long/se/00.gzip/ref/alpha/tru64/simple-timing/simout
index 5a809a831..fcee7bced 100755
--- a/tests/long/se/00.gzip/ref/alpha/tru64/simple-timing/simout
+++ b/tests/long/se/00.gzip/ref/alpha/tru64/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:37:07
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 13:42:36
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/00.gzip/alpha/tru64/simple-timing -re tests/run.py build/ALPHA/tests/opt/long/se/00.gzip/alpha/tru64/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/00.gzip/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/00.gzip/ref/alpha/tru64/simple-timing/stats.txt
index fb6f85834..4082e04ad 100644
--- a/tests/long/se/00.gzip/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/00.gzip/ref/alpha/tru64/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.765623 # Nu
sim_ticks 765623032000 # Number of ticks simulated
final_tick 765623032000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 835603 # Simulator instruction rate (inst/s)
-host_op_rate 835603 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1062971026 # Simulator tick rate (ticks/s)
-host_mem_usage 214568 # Number of bytes of host memory used
-host_seconds 720.27 # Real time elapsed on the host
+host_inst_rate 1675799 # Simulator instruction rate (inst/s)
+host_op_rate 1675799 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2131786057 # Simulator tick rate (ticks/s)
+host_mem_usage 214908 # Number of bytes of host memory used
+host_seconds 359.15 # Real time elapsed on the host
sim_insts 601856964 # Number of instructions simulated
sim_ops 601856964 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 5889984 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 50880 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 3797824 # Number of bytes written to this memory
-system.physmem.num_reads 92031 # Number of read requests responded to by this memory
-system.physmem.num_writes 59341 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 7693060 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 66456 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 4960436 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 12653496 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 50880 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 5839104 # Number of bytes read from this memory
+system.physmem.bytes_read::total 5889984 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 50880 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 50880 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 3797824 # Number of bytes written to this memory
+system.physmem.bytes_written::total 3797824 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 795 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 91236 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 92031 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 59341 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 59341 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 66456 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 7626604 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 7693060 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 66456 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 66456 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 4960436 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 4960436 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 4960436 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 66456 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 7626604 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 12653496 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -110,11 +123,17 @@ system.cpu.icache.demand_accesses::total 601861898 # nu
system.cpu.icache.overall_accesses::cpu.inst 601861898 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 601861898 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000001 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000001 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000001 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000001 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000001 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000001 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56000 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 56000 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56000 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 56000 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56000 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 56000 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -136,11 +155,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 42135000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 42135000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 42135000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000001 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000001 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000001 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53000 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53000 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53000 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53000 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 451299 # number of replacements
system.cpu.dcache.tagsinuse 4094.170317 # Cycle average of tags in use
@@ -184,13 +209,21 @@ system.cpu.dcache.demand_accesses::total 153965363 # nu
system.cpu.dcache.overall_accesses::cpu.data 153965363 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 153965363 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.001757 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.001757 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006442 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.006442 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.002958 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.002958 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.002958 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.002958 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20504.999205 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 20504.999205 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23926.299265 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 23926.299265 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 22414.479737 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 22414.479737 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 22414.479737 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 22414.479737 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -218,13 +251,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 8841257000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8841257000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 8841257000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001757 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001757 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006442 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006442 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002958 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.002958 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002958 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.002958 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17504.999205 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17504.999205 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 20926.299265 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20926.299265 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19414.479737 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 19414.479737 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19414.479737 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 19414.479737 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 73734 # number of replacements
system.cpu.l2cache.tagsinuse 17823.514890 # Cycle average of tags in use
@@ -286,18 +327,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 455395
system.cpu.l2cache.overall_accesses::total 456190 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.154881 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.158207 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.236340 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.236340 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.200345 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.201738 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.200345 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.201738 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -332,18 +381,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 3649440000
system.cpu.l2cache.overall_mshr_miss_latency::total 3681240000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.154881 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.158207 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.236340 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.236340 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.200345 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.201738 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.200345 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.201738 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/00.gzip/ref/arm/linux/o3-timing/config.ini b/tests/long/se/00.gzip/ref/arm/linux/o3-timing/config.ini
index d2c692362..c1e9b189c 100644
--- a/tests/long/se/00.gzip/ref/arm/linux/o3-timing/config.ini
+++ b/tests/long/se/00.gzip/ref/arm/linux/o3-timing/config.ini
@@ -492,9 +492,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -525,9 +524,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/00.gzip/ref/arm/linux/o3-timing/simout b/tests/long/se/00.gzip/ref/arm/linux/o3-timing/simout
index 6445e3ddc..1edb7f5fa 100755
--- a/tests/long/se/00.gzip/ref/arm/linux/o3-timing/simout
+++ b/tests/long/se/00.gzip/ref/arm/linux/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:20:58
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 17:27:39
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/00.gzip/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/00.gzip/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/00.gzip/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/00.gzip/ref/arm/linux/o3-timing/stats.txt
index 54f7feb76..ed106fd55 100644
--- a/tests/long/se/00.gzip/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/00.gzip/ref/arm/linux/o3-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.164248 # Nu
sim_ticks 164248292500 # Number of ticks simulated
final_tick 164248292500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 95192 # Simulator instruction rate (inst/s)
-host_op_rate 100587 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 27427613 # Simulator tick rate (ticks/s)
-host_mem_usage 231504 # Number of bytes of host memory used
-host_seconds 5988.43 # Real time elapsed on the host
+host_inst_rate 143439 # Simulator instruction rate (inst/s)
+host_op_rate 151568 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 41328806 # Simulator tick rate (ticks/s)
+host_mem_usage 231960 # Number of bytes of host memory used
+host_seconds 3974.18 # Real time elapsed on the host
sim_insts 570052728 # Number of instructions simulated
sim_ops 602360935 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 5850432 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 51136 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 3722112 # Number of bytes written to this memory
-system.physmem.num_reads 91413 # Number of read requests responded to by this memory
-system.physmem.num_writes 58158 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 35619439 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 311334 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 22661496 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 58280935 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 51136 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 5799296 # Number of bytes read from this memory
+system.physmem.bytes_read::total 5850432 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 51136 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 51136 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 3722112 # Number of bytes written to this memory
+system.physmem.bytes_written::total 3722112 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 799 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 90614 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 91413 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 58158 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 58158 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 311334 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 35308105 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 35619439 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 311334 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 311334 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 22661496 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 22661496 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 22661496 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 311334 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 35308105 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 58280935 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -368,11 +381,17 @@ system.cpu.icache.demand_accesses::total 67495318 # nu
system.cpu.icache.overall_accesses::cpu.inst 67495318 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 67495318 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000017 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000017 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000017 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000017 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000017 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000017 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34196.692776 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 34196.692776 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34196.692776 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 34196.692776 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34196.692776 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 34196.692776 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -400,11 +419,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 28616000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 28616000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 28616000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000012 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000012 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000012 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34107.270560 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34107.270560 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34107.270560 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 34107.270560 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34107.270560 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 34107.270560 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 440506 # number of replacements
system.cpu.dcache.tagsinuse 4094.673413 # Cycle average of tags in use
@@ -460,15 +485,25 @@ system.cpu.dcache.demand_accesses::total 201731606 # nu
system.cpu.dcache.overall_accesses::cpu.data 201731606 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 201731606 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.001884 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.001884 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.022587 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.022587 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.009379 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.009379 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.009008 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.009008 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.009008 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.009008 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13208.806613 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 13208.806613 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17259.271740 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 17259.271740 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 12687.500000 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12687.500000 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16703.549355 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 16703.549355 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16703.549355 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 16703.549355 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 9569014 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 2180 # number of cycles access was blocked
@@ -506,13 +541,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 4172571513
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4172571513 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4172571513 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001493 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001493 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.003560 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.003560 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002204 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.002204 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002204 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.002204 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 8257.093815 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 8257.093815 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 10286.222787 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10286.222787 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 9384.874502 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 9384.874502 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 9384.874502 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 9384.874502 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 73212 # number of replacements
system.cpu.l2cache.tagsinuse 17814.608666 # Cycle average of tags in use
@@ -583,19 +626,28 @@ system.cpu.l2cache.overall_accesses::cpu.data 444603
system.cpu.l2cache.overall_accesses::total 445439 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.956938 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.163582 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.166926 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.333333 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::total 0.333333 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.235994 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.235994 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.956938 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.203829 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.205242 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.956938 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.203829 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.205242 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34331.875000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34299.124002 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34299.915423 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34319.932438 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34319.932438 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34331.875000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34312.514483 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34312.683898 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34331.875000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34312.514483 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34312.683898 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 2005000 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 332 # number of cycles access was blocked
@@ -643,20 +695,30 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 2825195000
system.cpu.l2cache.overall_mshr_miss_latency::total 2850070000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.955742 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.163537 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.166876 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.333333 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.333333 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.235994 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.235994 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.955742 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.203809 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.205220 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.955742 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.203809 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.205220 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31132.665832 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31085.271078 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31086.415277 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31000 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31229.898657 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31229.898657 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31132.665832 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31178.349924 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31177.950620 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31132.665832 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31178.349924 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31177.950620 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/00.gzip/ref/arm/linux/simple-atomic/config.ini b/tests/long/se/00.gzip/ref/arm/linux/simple-atomic/config.ini
index 98278be8c..c0d4f8993 100644
--- a/tests/long/se/00.gzip/ref/arm/linux/simple-atomic/config.ini
+++ b/tests/long/se/00.gzip/ref/arm/linux/simple-atomic/config.ini
@@ -112,9 +112,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/00.gzip/ref/arm/linux/simple-atomic/simout b/tests/long/se/00.gzip/ref/arm/linux/simple-atomic/simout
index aa43ef922..3264273f7 100755
--- a/tests/long/se/00.gzip/ref/arm/linux/simple-atomic/simout
+++ b/tests/long/se/00.gzip/ref/arm/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:21:51
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 17:27:49
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/00.gzip/arm/linux/simple-atomic -re tests/run.py build/ARM/tests/opt/long/se/00.gzip/arm/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/00.gzip/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/00.gzip/ref/arm/linux/simple-atomic/stats.txt
index b23b7f871..ab951a1c0 100644
--- a/tests/long/se/00.gzip/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/00.gzip/ref/arm/linux/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.301191 # Nu
sim_ticks 301191370000 # Number of ticks simulated
final_tick 301191370000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1201570 # Simulator instruction rate (inst/s)
-host_op_rate 1269670 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 634859326 # Simulator tick rate (ticks/s)
-host_mem_usage 220780 # Number of bytes of host memory used
-host_seconds 474.42 # Real time elapsed on the host
+host_inst_rate 2291609 # Simulator instruction rate (inst/s)
+host_op_rate 2421488 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1210789798 # Simulator tick rate (ticks/s)
+host_mem_usage 221260 # Number of bytes of host memory used
+host_seconds 248.76 # Real time elapsed on the host
sim_insts 570051644 # Number of instructions simulated
sim_ops 602359851 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 2680160157 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 2280298136 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 236359611 # Number of bytes written to this memory
-system.physmem.num_reads 717867713 # Number of read requests responded to by this memory
-system.physmem.num_writes 69418858 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 8898529055 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7570927866 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 784748949 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 9683278004 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 2280298136 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 399862021 # Number of bytes read from this memory
+system.physmem.bytes_read::total 2680160157 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 2280298136 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 2280298136 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 236359611 # Number of bytes written to this memory
+system.physmem.bytes_written::total 236359611 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 570074534 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 147793179 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 717867713 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 69418858 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 69418858 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7570927866 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1327601189 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 8898529055 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7570927866 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7570927866 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 784748949 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 784748949 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7570927866 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2112350138 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 9683278004 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
diff --git a/tests/long/se/00.gzip/ref/arm/linux/simple-timing/config.ini b/tests/long/se/00.gzip/ref/arm/linux/simple-timing/config.ini
index 8ba39dd31..81852cb71 100644
--- a/tests/long/se/00.gzip/ref/arm/linux/simple-timing/config.ini
+++ b/tests/long/se/00.gzip/ref/arm/linux/simple-timing/config.ini
@@ -161,9 +161,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -194,9 +193,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/00.gzip/ref/arm/linux/simple-timing/simout b/tests/long/se/00.gzip/ref/arm/linux/simple-timing/simout
index ec5b6e605..dd5e622ba 100755
--- a/tests/long/se/00.gzip/ref/arm/linux/simple-timing/simout
+++ b/tests/long/se/00.gzip/ref/arm/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:22:17
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 17:27:51
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/00.gzip/arm/linux/simple-timing -re tests/run.py build/ARM/tests/opt/long/se/00.gzip/arm/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/00.gzip/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/00.gzip/ref/arm/linux/simple-timing/stats.txt
index dd6b444c4..44a2387d1 100644
--- a/tests/long/se/00.gzip/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/00.gzip/ref/arm/linux/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.796763 # Nu
sim_ticks 796762926000 # Number of ticks simulated
final_tick 796762926000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 606714 # Simulator instruction rate (inst/s)
-host_op_rate 640712 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 850261270 # Simulator tick rate (ticks/s)
-host_mem_usage 229976 # Number of bytes of host memory used
-host_seconds 937.08 # Real time elapsed on the host
+host_inst_rate 1154549 # Simulator instruction rate (inst/s)
+host_op_rate 1219245 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1618008338 # Simulator tick rate (ticks/s)
+host_mem_usage 230404 # Number of bytes of host memory used
+host_seconds 492.43 # Real time elapsed on the host
sim_insts 568539343 # Number of instructions simulated
sim_ops 600398281 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 5759488 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 39424 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 3704704 # Number of bytes written to this memory
-system.physmem.num_reads 89992 # Number of read requests responded to by this memory
-system.physmem.num_writes 57886 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 7228609 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 49480 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 4649694 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 11878304 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 39424 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 5720064 # Number of bytes read from this memory
+system.physmem.bytes_read::total 5759488 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 39424 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 39424 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 3704704 # Number of bytes written to this memory
+system.physmem.bytes_written::total 3704704 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 616 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 89376 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 89992 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 57886 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 57886 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 49480 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 7179129 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 7228609 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 49480 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 49480 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 4649694 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 4649694 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 4649694 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 49480 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 7179129 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 11878304 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -120,11 +133,17 @@ system.cpu.icache.demand_accesses::total 570074535 # nu
system.cpu.icache.overall_accesses::cpu.inst 570074535 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 570074535 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000001 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000001 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000001 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000001 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000001 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000001 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54236.391913 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 54236.391913 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54236.391913 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 54236.391913 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54236.391913 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 54236.391913 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -146,11 +165,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 32945000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 32945000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 32945000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000001 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000001 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000001 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51236.391913 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51236.391913 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51236.391913 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 51236.391913 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51236.391913 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 51236.391913 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 433468 # number of replacements
system.cpu.dcache.tagsinuse 4094.222434 # Cycle average of tags in use
@@ -202,13 +227,21 @@ system.cpu.dcache.demand_accesses::total 217209383 # nu
system.cpu.dcache.overall_accesses::cpu.data 217209383 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 217209383 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.001284 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.001284 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.003569 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.003569 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.002014 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.002014 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.002014 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.002014 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20842.679226 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 20842.679226 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23909.028529 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 23909.028529 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 22578.841038 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 22578.841038 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 22578.841038 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 22578.841038 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -236,13 +269,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 8566996000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8566996000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 8566996000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001284 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001284 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.003569 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.003569 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002014 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.002014 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002014 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.002014 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17842.679226 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17842.679226 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 20909.028529 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20909.028529 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19578.841038 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 19578.841038 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19578.841038 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 19578.841038 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 71804 # number of replacements
system.cpu.l2cache.tagsinuse 17904.014680 # Cycle average of tags in use
@@ -307,18 +348,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 437564
system.cpu.l2cache.overall_accesses::total 438207 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.958009 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.162921 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.165605 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.235929 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.235929 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.958009 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.204258 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.205364 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.958009 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.204258 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.205364 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -353,18 +402,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 3575040000
system.cpu.l2cache.overall_mshr_miss_latency::total 3599680000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.958009 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.162921 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.165605 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.235929 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.235929 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.958009 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.204258 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.205364 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.958009 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.204258 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.205364 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/00.gzip/ref/sparc/linux/o3-timing/config.ini b/tests/long/se/00.gzip/ref/sparc/linux/o3-timing/config.ini
index 98314f012..6dd839e0e 100644
--- a/tests/long/se/00.gzip/ref/sparc/linux/o3-timing/config.ini
+++ b/tests/long/se/00.gzip/ref/sparc/linux/o3-timing/config.ini
@@ -474,9 +474,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -507,9 +506,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/00.gzip/ref/sparc/linux/o3-timing/simout b/tests/long/se/00.gzip/ref/sparc/linux/o3-timing/simout
index 3d27114e4..b261460cd 100755
--- a/tests/long/se/00.gzip/ref/sparc/linux/o3-timing/simout
+++ b/tests/long/se/00.gzip/ref/sparc/linux/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:05:42
-gem5 started May 8 2012 15:43:17
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:01:47
+gem5 started Jun 4 2012 14:45:35
+gem5 executing on zizzer
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/se/00.gzip/sparc/linux/o3-timing -re tests/run.py build/SPARC/tests/opt/long/se/00.gzip/sparc/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/00.gzip/ref/sparc/linux/o3-timing/stats.txt b/tests/long/se/00.gzip/ref/sparc/linux/o3-timing/stats.txt
index 3819069b9..042ffd7cf 100644
--- a/tests/long/se/00.gzip/ref/sparc/linux/o3-timing/stats.txt
+++ b/tests/long/se/00.gzip/ref/sparc/linux/o3-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.388554 # Nu
sim_ticks 388554296500 # Number of ticks simulated
final_tick 388554296500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 119684 # Simulator instruction rate (inst/s)
-host_op_rate 120061 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 33188741 # Simulator tick rate (ticks/s)
-host_mem_usage 223864 # Number of bytes of host memory used
-host_seconds 11707.41 # Real time elapsed on the host
+host_inst_rate 160259 # Simulator instruction rate (inst/s)
+host_op_rate 160764 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 44440455 # Simulator tick rate (ticks/s)
+host_mem_usage 224388 # Number of bytes of host memory used
+host_seconds 8743.26 # Real time elapsed on the host
sim_insts 1401188958 # Number of instructions simulated
sim_ops 1405604152 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 5987456 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 85056 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 3788160 # Number of bytes written to this memory
-system.physmem.num_reads 93554 # Number of read requests responded to by this memory
-system.physmem.num_writes 59190 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 15409574 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 218904 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 9749371 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 25158945 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 85056 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 5902400 # Number of bytes read from this memory
+system.physmem.bytes_read::total 5987456 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 85056 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 85056 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 3788160 # Number of bytes written to this memory
+system.physmem.bytes_written::total 3788160 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 1329 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 92225 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 93554 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 59190 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 59190 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 218904 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 15190670 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 15409574 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 218904 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 218904 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 9749371 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 9749371 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 9749371 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 218904 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 15190670 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 25158945 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 49 # Number of system calls
system.cpu.numCycles 777108594 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -324,11 +337,17 @@ system.cpu.icache.demand_accesses::total 162823525 # nu
system.cpu.icache.overall_accesses::cpu.inst 162823525 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 162823525 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000012 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000012 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000012 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000012 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000012 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000012 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34024.544534 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 34024.544534 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34024.544534 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 34024.544534 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34024.544534 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 34024.544534 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -356,11 +375,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 47023000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 47023000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 47023000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000008 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000008 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000008 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000008 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000008 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000008 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34780.325444 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34780.325444 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34780.325444 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 34780.325444 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34780.325444 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 34780.325444 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 458031 # number of replacements
system.cpu.dcache.tagsinuse 4095.115790 # Cycle average of tags in use
@@ -412,15 +437,25 @@ system.cpu.dcache.demand_accesses::total 368453310 # nu
system.cpu.dcache.overall_accesses::cpu.data 368453310 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 368453310 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.003985 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.003985 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.011224 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.011224 # miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_miss_rate::cpu.data 0.005279 # miss rate for SwapReq accesses
+system.cpu.dcache.SwapReq_miss_rate::total 0.005279 # miss rate for SwapReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.007263 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.007263 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.007263 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.007263 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14794.703875 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 14794.703875 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 15844.705290 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 15844.705290 # average WriteReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::cpu.data 38142.857143 # average SwapReq miss latency
+system.cpu.dcache.SwapReq_avg_miss_latency::total 38142.857143 # average SwapReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15529.487014 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 15529.487014 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15529.487014 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 15529.487014 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 15500 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 7 # number of cycles access was blocked
@@ -460,15 +495,25 @@ system.cpu.dcache.demand_mshr_miss_latency::total 5156941222
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5156941222 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 5156941222 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000992 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000992 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.001571 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.001571 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::cpu.data 0.005279 # mshr miss rate for SwapReq accesses
+system.cpu.dcache.SwapReq_mshr_miss_rate::total 0.005279 # mshr miss rate for SwapReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001254 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.001254 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001254 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.001254 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 7769.265376 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 7769.265376 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 13747.043644 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13747.043644 # average WriteReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::cpu.data 35142.857143 # average SwapReq mshr miss latency
+system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 35142.857143 # average SwapReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11159.311915 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 11159.311915 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11159.311915 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 11159.311915 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 75325 # number of replacements
system.cpu.l2cache.tagsinuse 17833.274372 # Cycle average of tags in use
@@ -533,18 +578,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 462127
system.cpu.l2cache.overall_accesses::total 463479 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.982988 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.160796 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.166316 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.229160 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.229160 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.982988 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.199566 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.201852 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.982988 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.199566 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.201852 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34238.148984 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34029.222495 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34037.511942 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34411.294082 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34411.294082 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34238.148984 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34278.031987 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34277.465421 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34238.148984 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34278.031987 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34277.465421 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -579,18 +632,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 2878289500
system.cpu.l2cache.overall_mshr_miss_latency::total 2919493000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.982988 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.160796 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.166316 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.229160 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.229160 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.982988 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.199566 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.201852 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.982988 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.199566 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.201852 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31003.386005 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31005.486990 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31005.403630 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31318.658630 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31318.658630 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31003.386005 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31209.428029 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31206.501058 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31003.386005 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31209.428029 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31206.501058 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/config.ini b/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/config.ini
index 5860d36d4..47913c070 100644
--- a/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/config.ini
+++ b/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/config.ini
@@ -94,9 +94,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/simerr b/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/simerr
index e45cd058f..7edd901b2 100755
--- a/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/simerr
+++ b/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/simerr
@@ -1,2 +1,3 @@
+warn: CoherentBus system.membus has no snooping ports attached!
warn: Sockets disabled, not accepting gdb connections
hack: be nice to actually delete the event here
diff --git a/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/simout b/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/simout
index 86dd2db54..bf7412ed2 100755
--- a/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/simout
+++ b/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:05:42
-gem5 started May 8 2012 15:43:18
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:01:47
+gem5 started Jun 4 2012 14:45:41
+gem5 executing on zizzer
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/se/00.gzip/sparc/linux/simple-atomic -re tests/run.py build/SPARC/tests/opt/long/se/00.gzip/sparc/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/stats.txt b/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/stats.txt
index a7bbf2f2d..ed36e3ce0 100644
--- a/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/stats.txt
+++ b/tests/long/se/00.gzip/ref/sparc/linux/simple-atomic/stats.txt
@@ -4,23 +4,37 @@ sim_seconds 0.744764 # Nu
sim_ticks 744764119000 # Number of ticks simulated
final_tick 744764119000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1723625 # Simulator instruction rate (inst/s)
-host_op_rate 1728749 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 864377228 # Simulator tick rate (ticks/s)
-host_mem_usage 213676 # Number of bytes of host memory used
-host_seconds 861.62 # Real time elapsed on the host
+host_inst_rate 3186892 # Simulator instruction rate (inst/s)
+host_op_rate 3196366 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1598188492 # Simulator tick rate (ticks/s)
+host_mem_usage 214172 # Number of bytes of host memory used
+host_seconds 466.01 # Real time elapsed on the host
sim_insts 1485108101 # Number of instructions simulated
sim_ops 1489523295 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 7326269637 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 5940452044 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 614672063 # Number of bytes written to this memory
-system.physmem.num_reads 1887625855 # Number of read requests responded to by this memory
-system.physmem.num_writes 166846816 # Number of write requests responded to by this memory
-system.physmem.num_other 1326 # Number of other requests responded to by this memory
-system.physmem.bw_read 9837033566 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7976286575 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 825324485 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 10662358051 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 5940452044 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 1385817593 # Number of bytes read from this memory
+system.physmem.bytes_read::total 7326269637 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 5940452044 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 5940452044 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 614672063 # Number of bytes written to this memory
+system.physmem.bytes_written::total 614672063 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 1485113011 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 402512844 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1887625855 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 166846816 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 166846816 # Number of write requests responded to by this memory
+system.physmem.num_other::cpu.data 1326 # Number of other requests responded to by this memory
+system.physmem.num_other::total 1326 # Number of other requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7976286575 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1860746990 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 9837033566 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7976286575 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7976286575 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 825324485 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 825324485 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7976286575 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2686071475 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 10662358051 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 49 # Number of system calls
system.cpu.numCycles 1489528239 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
diff --git a/tests/long/se/00.gzip/ref/sparc/linux/simple-timing/config.ini b/tests/long/se/00.gzip/ref/sparc/linux/simple-timing/config.ini
index 8e4dd6b01..577b4c1d7 100644
--- a/tests/long/se/00.gzip/ref/sparc/linux/simple-timing/config.ini
+++ b/tests/long/se/00.gzip/ref/sparc/linux/simple-timing/config.ini
@@ -143,9 +143,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -176,9 +175,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/00.gzip/ref/sparc/linux/simple-timing/simout b/tests/long/se/00.gzip/ref/sparc/linux/simple-timing/simout
index 0309c0267..4517a277e 100755
--- a/tests/long/se/00.gzip/ref/sparc/linux/simple-timing/simout
+++ b/tests/long/se/00.gzip/ref/sparc/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:05:42
-gem5 started May 8 2012 15:43:22
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:01:47
+gem5 started Jun 4 2012 14:45:45
+gem5 executing on zizzer
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/se/00.gzip/sparc/linux/simple-timing -re tests/run.py build/SPARC/tests/opt/long/se/00.gzip/sparc/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/00.gzip/ref/sparc/linux/simple-timing/stats.txt b/tests/long/se/00.gzip/ref/sparc/linux/simple-timing/stats.txt
index 327f1f99e..0ce23ef70 100644
--- a/tests/long/se/00.gzip/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/long/se/00.gzip/ref/sparc/linux/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 2.064259 # Nu
sim_ticks 2064258667000 # Number of ticks simulated
final_tick 2064258667000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 667477 # Simulator instruction rate (inst/s)
-host_op_rate 669461 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 927773801 # Simulator tick rate (ticks/s)
-host_mem_usage 222564 # Number of bytes of host memory used
-host_seconds 2224.96 # Real time elapsed on the host
+host_inst_rate 1371910 # Simulator instruction rate (inst/s)
+host_op_rate 1375988 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1906915769 # Simulator tick rate (ticks/s)
+host_mem_usage 223048 # Number of bytes of host memory used
+host_seconds 1082.51 # Real time elapsed on the host
sim_insts 1485108101 # Number of instructions simulated
sim_ops 1489523295 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 5909952 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 70592 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 3778240 # Number of bytes written to this memory
-system.physmem.num_reads 92343 # Number of read requests responded to by this memory
-system.physmem.num_writes 59035 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 2862990 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 34197 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 1830313 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 4693303 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 70592 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 5839360 # Number of bytes read from this memory
+system.physmem.bytes_read::total 5909952 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 70592 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 70592 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 3778240 # Number of bytes written to this memory
+system.physmem.bytes_written::total 3778240 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 1103 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 91240 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 92343 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 59035 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 59035 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 34197 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 2828793 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 2862990 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 34197 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 34197 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 1830313 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 1830313 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 1830313 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 34197 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2828793 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 4693303 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 49 # Number of system calls
system.cpu.numCycles 4128517334 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -78,11 +91,17 @@ system.cpu.icache.demand_accesses::total 1485113012 # nu
system.cpu.icache.overall_accesses::cpu.inst 1485113012 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 1485113012 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000001 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000001 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000001 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000001 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000001 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000001 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55848.238482 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 55848.238482 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55848.238482 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 55848.238482 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55848.238482 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 55848.238482 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -104,11 +123,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 58503000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 58503000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 58503000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000001 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000001 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000001 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52848.238482 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52848.238482 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52848.238482 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 52848.238482 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52848.238482 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 52848.238482 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 449125 # number of replacements
system.cpu.dcache.tagsinuse 4095.226955 # Cycle average of tags in use
@@ -160,15 +185,25 @@ system.cpu.dcache.demand_accesses::total 569359660 # nu
system.cpu.dcache.overall_accesses::cpu.data 569359660 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 569359660 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000481 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000481 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001557 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.001557 # miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_miss_rate::cpu.data 0.005279 # miss rate for SwapReq accesses
+system.cpu.dcache.SwapReq_miss_rate::total 0.005279 # miss rate for SwapReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000796 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000796 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000796 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000796 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20775.839079 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 20775.839079 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23705.368693 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 23705.368693 # average WriteReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::cpu.data 56000 # average SwapReq miss latency
+system.cpu.dcache.SwapReq_avg_miss_latency::total 56000 # average SwapReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 22454.694692 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 22454.694692 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 22454.694692 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 22454.694692 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -200,15 +235,25 @@ system.cpu.dcache.demand_mshr_miss_latency::total 8817140000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8817140000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 8817140000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000481 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000481 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.001557 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.001557 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::cpu.data 0.005279 # mshr miss rate for SwapReq accesses
+system.cpu.dcache.SwapReq_mshr_miss_rate::total 0.005279 # mshr miss rate for SwapReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000796 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000796 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000796 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000796 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17775.839079 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17775.839079 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 20705.368693 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20705.368693 # average WriteReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::cpu.data 53000 # average SwapReq mshr miss latency
+system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 53000 # average SwapReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19454.694692 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 19454.694692 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19454.694692 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 19454.694692 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 74112 # number of replacements
system.cpu.l2cache.tagsinuse 17723.305524 # Cycle average of tags in use
@@ -273,18 +318,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 453221
system.cpu.l2cache.overall_accesses::total 454328 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996387 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.161330 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.166080 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.231101 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.231101 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996387 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.201315 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.203252 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996387 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.201315 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.203252 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -319,18 +372,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 3649600000
system.cpu.l2cache.overall_mshr_miss_latency::total 3693720000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996387 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.161330 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.166080 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.231101 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.231101 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996387 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.201315 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.203252 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996387 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.201315 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.203252 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/00.gzip/ref/x86/linux/o3-timing/simout b/tests/long/se/00.gzip/ref/x86/linux/o3-timing/simout
index 7b2a9ad59..5eab9f73c 100755
--- a/tests/long/se/00.gzip/ref/x86/linux/o3-timing/simout
+++ b/tests/long/se/00.gzip/ref/x86/linux/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:59
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 15:07:25
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/00.gzip/x86/linux/o3-timing -re tests/run.py build/X86/tests/opt/long/se/00.gzip/x86/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/00.gzip/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/00.gzip/ref/x86/linux/o3-timing/stats.txt
index 639bcc189..26e1be238 100644
--- a/tests/long/se/00.gzip/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/se/00.gzip/ref/x86/linux/o3-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.636988 # Nu
sim_ticks 636988382500 # Number of ticks simulated
final_tick 636988382500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 71818 # Simulator instruction rate (inst/s)
-host_op_rate 132329 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 51984066 # Simulator tick rate (ticks/s)
-host_mem_usage 250428 # Number of bytes of host memory used
-host_seconds 12253.53 # Real time elapsed on the host
+host_inst_rate 63436 # Simulator instruction rate (inst/s)
+host_op_rate 116883 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 45916521 # Simulator tick rate (ticks/s)
+host_mem_usage 227532 # Number of bytes of host memory used
+host_seconds 13872.75 # Real time elapsed on the host
sim_insts 880025312 # Number of instructions simulated
sim_ops 1621493982 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 5834048 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 59200 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 3731712 # Number of bytes written to this memory
-system.physmem.num_reads 91157 # Number of read requests responded to by this memory
-system.physmem.num_writes 58308 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 9158798 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 92937 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 5858367 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 15017166 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 59200 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 5774848 # Number of bytes read from this memory
+system.physmem.bytes_read::total 5834048 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 59200 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 59200 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 3731712 # Number of bytes written to this memory
+system.physmem.bytes_written::total 3731712 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 925 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 90232 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 91157 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 58308 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 58308 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 92937 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 9065861 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 9158798 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 92937 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 92937 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 5858367 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 5858367 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 5858367 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 92937 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 9065861 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 15017166 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 48 # Number of system calls
system.cpu.numCycles 1273976766 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -322,11 +335,17 @@ system.cpu.icache.demand_accesses::total 186830267 # nu
system.cpu.icache.overall_accesses::cpu.inst 186830267 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 186830267 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000007 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000007 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000007 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000007 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000007 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000007 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 33672.202166 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 33672.202166 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 33672.202166 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 33672.202166 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 33672.202166 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 33672.202166 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -354,11 +373,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 32805000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 32805000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 32805000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000005 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000005 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000005 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35085.561497 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35085.561497 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35085.561497 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 35085.561497 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35085.561497 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 35085.561497 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 445407 # number of replacements
system.cpu.dcache.tagsinuse 4093.514636 # Cycle average of tags in use
@@ -402,13 +427,21 @@ system.cpu.dcache.demand_accesses::total 453124365 # nu
system.cpu.dcache.overall_accesses::cpu.data 453124365 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 453124365 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000780 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000780 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001308 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.001308 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.001000 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.001000 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.001000 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.001000 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 10393.162559 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 10393.162559 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13094.918510 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 13094.918510 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 11861.789165 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 11861.789165 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 11861.789165 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 11861.789165 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -444,13 +477,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 3996172000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 3996172000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3996172000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000767 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000767 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.001308 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.001308 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000992 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000992 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000992 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000992 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 7432.029905 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 7432.029905 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 10094.012234 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10094.012234 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 8890.022958 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 8890.022958 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 8890.022958 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 8890.022958 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 72883 # number of replacements
system.cpu.l2cache.tagsinuse 17779.692577 # Cycle average of tags in use
@@ -519,18 +560,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 449505
system.cpu.l2cache.overall_accesses::total 450433 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996767 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.156964 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.160780 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.236882 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.236882 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996767 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.200736 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.202376 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996767 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.200736 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.202376 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34278.378378 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34292.077967 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34291.692045 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34267.939507 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34267.939507 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34278.378378 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34276.476195 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34276.495497 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34278.378378 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34276.476195 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34276.495497 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -565,18 +614,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 2797343000
system.cpu.l2cache.overall_mshr_miss_latency::total 2826078500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996767 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.156964 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.160780 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.236882 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.236882 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996767 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.200736 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.202376 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996767 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.200736 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.202376 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31065.405405 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31003.525430 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31005.268608 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31000.660140 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31000.660140 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31065.405405 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31001.673464 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31002.320173 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31065.405405 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31001.673464 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31002.320173 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/00.gzip/ref/x86/linux/simple-atomic/simout b/tests/long/se/00.gzip/ref/x86/linux/simple-atomic/simout
index 87bcc8171..db4607fa4 100755
--- a/tests/long/se/00.gzip/ref/x86/linux/simple-atomic/simout
+++ b/tests/long/se/00.gzip/ref/x86/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:58
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 15:08:17
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/00.gzip/x86/linux/simple-atomic -re tests/run.py build/X86/tests/opt/long/se/00.gzip/x86/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/00.gzip/ref/x86/linux/simple-atomic/stats.txt b/tests/long/se/00.gzip/ref/x86/linux/simple-atomic/stats.txt
index 14740711a..0e02ab2e6 100644
--- a/tests/long/se/00.gzip/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/long/se/00.gzip/ref/x86/linux/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.963993 # Nu
sim_ticks 963992704000 # Number of ticks simulated
final_tick 963992704000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 688761 # Simulator instruction rate (inst/s)
-host_op_rate 1269079 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 754478822 # Simulator tick rate (ticks/s)
-host_mem_usage 239576 # Number of bytes of host memory used
-host_seconds 1277.69 # Real time elapsed on the host
+host_inst_rate 1254577 # Simulator instruction rate (inst/s)
+host_op_rate 2311626 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1374282564 # Simulator tick rate (ticks/s)
+host_mem_usage 216676 # Number of bytes of host memory used
+host_seconds 701.45 # Real time elapsed on the host
sim_insts 880025313 # Number of instructions simulated
sim_ops 1621493983 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 11334586825 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 9492133912 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 864451000 # Number of bytes written to this memory
-system.physmem.num_reads 1605558864 # Number of read requests responded to by this memory
-system.physmem.num_writes 188186057 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 11757959140 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 9846686466 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 896740189 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 12654699330 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 9492133912 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 1842452913 # Number of bytes read from this memory
+system.physmem.bytes_read::total 11334586825 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 9492133912 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 9492133912 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 864451000 # Number of bytes written to this memory
+system.physmem.bytes_written::total 864451000 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 1186516739 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 419042125 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1605558864 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 188186057 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 188186057 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 9846686466 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1911272674 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 11757959140 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 9846686466 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 9846686466 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 896740189 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 896740189 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 9846686466 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2808012863 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 12654699330 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 48 # Number of system calls
system.cpu.numCycles 1927985409 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
diff --git a/tests/long/se/00.gzip/ref/x86/linux/simple-timing/simout b/tests/long/se/00.gzip/ref/x86/linux/simple-timing/simout
index 9ebad8844..7f0dbded6 100755
--- a/tests/long/se/00.gzip/ref/x86/linux/simple-timing/simout
+++ b/tests/long/se/00.gzip/ref/x86/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:59
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 15:13:02
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/00.gzip/x86/linux/simple-timing -re tests/run.py build/X86/tests/opt/long/se/00.gzip/x86/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/00.gzip/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/00.gzip/ref/x86/linux/simple-timing/stats.txt
index 4294088ef..00ab9a331 100644
--- a/tests/long/se/00.gzip/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/00.gzip/ref/x86/linux/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 1.803259 # Nu
sim_ticks 1803258587000 # Number of ticks simulated
final_tick 1803258587000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 617600 # Simulator instruction rate (inst/s)
-host_op_rate 1137962 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1265523884 # Simulator tick rate (ticks/s)
-host_mem_usage 248496 # Number of bytes of host memory used
-host_seconds 1424.91 # Real time elapsed on the host
+host_inst_rate 587265 # Simulator instruction rate (inst/s)
+host_op_rate 1082068 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1203364849 # Simulator tick rate (ticks/s)
+host_mem_usage 225604 # Number of bytes of host memory used
+host_seconds 1498.51 # Real time elapsed on the host
sim_insts 880025313 # Number of instructions simulated
sim_ops 1621493983 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 5725952 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 46208 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 3712448 # Number of bytes written to this memory
-system.physmem.num_reads 89468 # Number of read requests responded to by this memory
-system.physmem.num_writes 58007 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 3175336 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 25625 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 2058744 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 5234080 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 46208 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 5679744 # Number of bytes read from this memory
+system.physmem.bytes_read::total 5725952 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 46208 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 46208 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 3712448 # Number of bytes written to this memory
+system.physmem.bytes_written::total 3712448 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 722 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 88746 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 89468 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 58007 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 58007 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 25625 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 3149711 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 3175336 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 25625 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 25625 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 2058744 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 2058744 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 2058744 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 25625 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 3149711 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 5234080 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 48 # Number of system calls
system.cpu.numCycles 3606517174 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -78,11 +91,17 @@ system.cpu.icache.demand_accesses::total 1186516740 # nu
system.cpu.icache.overall_accesses::cpu.inst 1186516740 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 1186516740 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000001 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000001 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000001 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000001 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000001 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000001 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56000 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 56000 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56000 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 56000 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56000 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 56000 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -104,11 +123,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 38266000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 38266000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 38266000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000001 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000001 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000001 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53000 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53000 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53000 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53000 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 437952 # number of replacements
system.cpu.dcache.tagsinuse 4094.896939 # Cycle average of tags in use
@@ -152,13 +177,21 @@ system.cpu.dcache.demand_accesses::total 607228182 # nu
system.cpu.dcache.overall_accesses::cpu.data 607228182 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 607228182 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000471 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000471 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001300 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.001300 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000728 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000728 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000728 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000728 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20490.305383 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 20490.305383 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 23997.572756 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 23997.572756 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 22431.962140 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 22431.962140 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 22431.962140 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 22431.962140 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -186,13 +219,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 8589860000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8589860000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 8589860000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000471 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000471 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.001300 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.001300 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000728 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000728 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000728 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000728 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 17490.305383 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17490.305383 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 20997.572756 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20997.572756 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19431.962140 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 19431.962140 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19431.962140 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 19431.962140 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 71208 # number of replacements
system.cpu.l2cache.tagsinuse 18056.923092 # Cycle average of tags in use
@@ -254,18 +295,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 442048
system.cpu.l2cache.overall_accesses::total 442770 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.154531 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.157613 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.238037 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.238037 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.200761 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.202064 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.200761 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.202064 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -300,18 +349,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 3549840000
system.cpu.l2cache.overall_mshr_miss_latency::total 3578720000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.154531 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.157613 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.238037 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.238037 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.200761 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.202064 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.200761 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.202064 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/config.ini b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/config.ini
index 3ea467c54..dcc46b583 100644
--- a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/config.ini
+++ b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/config.ini
@@ -492,9 +492,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -525,9 +524,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/simout b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/simout
index 97b90c338..60efd00ac 100755
--- a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/simout
+++ b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:22:28
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 17:32:09
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/10.mcf/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/10.mcf/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt
index 0a1029305..90f8077ba 100644
--- a/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/arm/linux/o3-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.025989 # Nu
sim_ticks 25988864000 # Number of ticks simulated
final_tick 25988864000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 71403 # Simulator instruction rate (inst/s)
-host_op_rate 71915 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 20482160 # Simulator tick rate (ticks/s)
-host_mem_usage 364344 # Number of bytes of host memory used
-host_seconds 1268.85 # Real time elapsed on the host
+host_inst_rate 141606 # Simulator instruction rate (inst/s)
+host_op_rate 142623 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 40620332 # Simulator tick rate (ticks/s)
+host_mem_usage 364696 # Number of bytes of host memory used
+host_seconds 639.80 # Real time elapsed on the host
sim_insts 90599356 # Number of instructions simulated
sim_ops 91249910 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 999040 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 46144 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 2048 # Number of bytes written to this memory
-system.physmem.num_reads 15610 # Number of read requests responded to by this memory
-system.physmem.num_writes 32 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 38441080 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 1775530 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 78803 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 38519883 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 46144 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 952896 # Number of bytes read from this memory
+system.physmem.bytes_read::total 999040 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 46144 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 46144 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 2048 # Number of bytes written to this memory
+system.physmem.bytes_written::total 2048 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 721 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 14889 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 15610 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 32 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 32 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 1775530 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 36665550 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 38441080 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 1775530 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 1775530 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 78803 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 78803 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 78803 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 1775530 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 36665550 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 38519883 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -369,11 +382,17 @@ system.cpu.icache.demand_accesses::total 14156722 # nu
system.cpu.icache.overall_accesses::cpu.inst 14156722 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 14156722 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000069 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000069 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000069 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000069 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000069 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000069 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34868.827160 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 34868.827160 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34868.827160 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 34868.827160 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34868.827160 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 34868.827160 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -401,11 +420,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 25625000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 25625000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 25625000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000053 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000053 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000053 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000053 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34212.283044 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34212.283044 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34212.283044 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 34212.283044 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34212.283044 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 34212.283044 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 943602 # number of replacements
system.cpu.dcache.tagsinuse 3646.405021 # Cycle average of tags in use
@@ -461,15 +486,25 @@ system.cpu.dcache.demand_accesses::total 29605337 # nu
system.cpu.dcache.overall_accesses::cpu.data 29605337 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 29605337 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.040373 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.040373 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037182 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.037182 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.001355 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.001355 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.039863 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.039863 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.039863 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.039863 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 5760.542992 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 5760.542992 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 26197.875726 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 26197.875726 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 16125 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16125 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 8809.367484 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 8809.367484 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 8809.367484 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 8809.367484 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 23104055 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 8078 # number of cycles access was blocked
@@ -507,13 +542,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 3479231630
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 3479231630 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3479231630 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.036356 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.036356 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009190 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009190 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.032011 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.032011 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.032011 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.032011 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 2656.699127 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 2656.699127 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24753.157217 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24753.157217 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 3671.245091 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 3671.245091 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 3671.245091 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 3671.245091 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 770 # number of replacements
system.cpu.l2cache.tagsinuse 10017.166349 # Cycle average of tags in use
@@ -578,18 +621,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 947698
system.cpu.l2cache.overall_accesses::total 948447 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.963952 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000403 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.001202 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.325962 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.325962 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.963952 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.015720 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.016469 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.963952 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.015720 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.016469 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34287.396122 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34262.362637 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34279.005525 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34352.380625 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34352.380625 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34287.396122 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34350.181232 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34347.279129 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34287.396122 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34350.181232 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34347.279129 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -633,18 +684,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 463107000
system.cpu.l2cache.overall_mshr_miss_latency::total 485521000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.962617 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000393 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.001190 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.325962 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.325962 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.962617 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015711 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.016458 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.962617 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015711 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.016458 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31087.378641 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31195.774648 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31123.141264 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31101.726985 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31101.726985 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31087.378641 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31103.969373 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31103.203075 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31087.378641 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31103.969373 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31103.203075 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/config.ini b/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/config.ini
index 0dc5ea994..394878465 100644
--- a/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/config.ini
+++ b/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/config.ini
@@ -112,9 +112,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/simout b/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/simout
index 863d389ca..6025dc422 100755
--- a/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/simout
+++ b/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:24:24
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 17:36:14
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/10.mcf/arm/linux/simple-atomic -re tests/run.py build/ARM/tests/opt/long/se/10.mcf/arm/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt
index 6150ebd1b..cb9066ccb 100644
--- a/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/10.mcf/ref/arm/linux/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.054241 # Nu
sim_ticks 54240666000 # Number of ticks simulated
final_tick 54240666000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1203852 # Simulator instruction rate (inst/s)
-host_op_rate 1212496 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 720706000 # Simulator tick rate (ticks/s)
-host_mem_usage 353596 # Number of bytes of host memory used
-host_seconds 75.26 # Real time elapsed on the host
+host_inst_rate 2223712 # Simulator instruction rate (inst/s)
+host_op_rate 2239678 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1331261387 # Simulator tick rate (ticks/s)
+host_mem_usage 354056 # Number of bytes of host memory used
+host_seconds 40.74 # Real time elapsed on the host
sim_insts 90602415 # Number of instructions simulated
sim_ops 91252969 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 521339715 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 431323116 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 18908138 # Number of bytes written to this memory
-system.physmem.num_reads 130384074 # Number of read requests responded to by this memory
-system.physmem.num_writes 4738868 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 9611602391 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7952024704 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 348597084 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 9960199475 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 431323116 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 90016599 # Number of bytes read from this memory
+system.physmem.bytes_read::total 521339715 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 431323116 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 431323116 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 18908138 # Number of bytes written to this memory
+system.physmem.bytes_written::total 18908138 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 107830779 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 22553295 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 130384074 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 4738868 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 4738868 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7952024704 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1659577687 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 9611602391 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7952024704 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7952024704 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 348597084 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 348597084 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7952024704 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2008174771 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 9960199475 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
diff --git a/tests/long/se/10.mcf/ref/arm/linux/simple-timing/config.ini b/tests/long/se/10.mcf/ref/arm/linux/simple-timing/config.ini
index 98847a36c..227acc83b 100644
--- a/tests/long/se/10.mcf/ref/arm/linux/simple-timing/config.ini
+++ b/tests/long/se/10.mcf/ref/arm/linux/simple-timing/config.ini
@@ -161,9 +161,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -194,9 +193,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/10.mcf/ref/arm/linux/simple-timing/simout b/tests/long/se/10.mcf/ref/arm/linux/simple-timing/simout
index 10d881c1d..b972e2aeb 100755
--- a/tests/long/se/10.mcf/ref/arm/linux/simple-timing/simout
+++ b/tests/long/se/10.mcf/ref/arm/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:24:48
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 17:37:05
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/10.mcf/arm/linux/simple-timing -re tests/run.py build/ARM/tests/opt/long/se/10.mcf/arm/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt
index d20615e1d..dd28872f6 100644
--- a/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/arm/linux/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.148086 # Nu
sim_ticks 148086239000 # Number of ticks simulated
final_tick 148086239000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 549790 # Simulator instruction rate (inst/s)
-host_op_rate 553732 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 898863423 # Simulator tick rate (ticks/s)
-host_mem_usage 362780 # Number of bytes of host memory used
-host_seconds 164.75 # Real time elapsed on the host
+host_inst_rate 1056603 # Simulator instruction rate (inst/s)
+host_op_rate 1064179 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1727464138 # Simulator tick rate (ticks/s)
+host_mem_usage 363220 # Number of bytes of host memory used
+host_seconds 85.72 # Real time elapsed on the host
sim_insts 90576869 # Number of instructions simulated
sim_ops 91226321 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 986112 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 36992 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 2048 # Number of bytes written to this memory
-system.physmem.num_reads 15408 # Number of read requests responded to by this memory
-system.physmem.num_writes 32 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 6659039 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 249800 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 13830 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 6672869 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 36992 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 949120 # Number of bytes read from this memory
+system.physmem.bytes_read::total 986112 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 36992 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 36992 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 2048 # Number of bytes written to this memory
+system.physmem.bytes_written::total 2048 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 578 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 14830 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 15408 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 32 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 32 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 249800 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 6409238 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 6659039 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 249800 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 249800 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 13830 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 13830 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 13830 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 249800 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 6409238 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 6672869 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -120,11 +133,17 @@ system.cpu.icache.demand_accesses::total 107830780 # nu
system.cpu.icache.overall_accesses::cpu.inst 107830780 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 107830780 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000006 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000006 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000006 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000006 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000006 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000006 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54527.545910 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 54527.545910 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54527.545910 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 54527.545910 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54527.545910 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 54527.545910 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -146,11 +165,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 30865000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 30865000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 30865000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000006 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000006 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000006 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000006 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000006 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000006 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51527.545910 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51527.545910 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51527.545910 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 51527.545910 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51527.545910 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 51527.545910 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 942702 # number of replacements
system.cpu.dcache.tagsinuse 3568.549501 # Cycle average of tags in use
@@ -202,13 +227,21 @@ system.cpu.dcache.demand_accesses::total 27284389 # nu
system.cpu.dcache.overall_accesses::cpu.data 27284389 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 27284389 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.039921 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.039921 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.009844 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.009844 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.034701 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.034701 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.034701 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.034701 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14013.157237 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 14013.157237 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 27109.399472 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 27109.399472 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14657.859438 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 14657.859438 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14657.859438 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 14657.859438 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -236,13 +269,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 11037638000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 11037638000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 11037638000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.039921 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.039921 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009844 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009844 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.034701 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.034701 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.034701 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.034701 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11013.157237 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11013.157237 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24109.399472 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24109.399472 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11657.859438 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 11657.859438 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11657.859438 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 11657.859438 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 634 # number of replacements
system.cpu.l2cache.tagsinuse 9235.307693 # Cycle average of tags in use
@@ -307,18 +348,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 946798
system.cpu.l2cache.overall_accesses::total 947397 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.964942 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000313 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.000955 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.312129 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.312129 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.964942 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.015663 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.016264 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.964942 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.015663 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.016264 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -353,18 +402,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 593200000
system.cpu.l2cache.overall_mshr_miss_latency::total 616320000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.964942 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000313 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.000955 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.312129 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.312129 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.964942 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015663 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.016264 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.964942 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015663 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.016264 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/config.ini b/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/config.ini
index addbca3ec..a0039b696 100644
--- a/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/config.ini
+++ b/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/config.ini
@@ -94,9 +94,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/simerr b/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/simerr
index e45cd058f..7edd901b2 100755
--- a/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/simerr
+++ b/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/simerr
@@ -1,2 +1,3 @@
+warn: CoherentBus system.membus has no snooping ports attached!
warn: Sockets disabled, not accepting gdb connections
hack: be nice to actually delete the event here
diff --git a/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/simout b/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/simout
index 70118299e..c071d26fa 100755
--- a/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/simout
+++ b/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:05:42
-gem5 started May 8 2012 15:43:24
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:01:47
+gem5 started Jun 4 2012 14:53:37
+gem5 executing on zizzer
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/se/10.mcf/sparc/linux/simple-atomic -re tests/run.py build/SPARC/tests/opt/long/se/10.mcf/sparc/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/stats.txt b/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/stats.txt
index f04b9260d..804f585d6 100644
--- a/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/stats.txt
+++ b/tests/long/se/10.mcf/ref/sparc/linux/simple-atomic/stats.txt
@@ -4,23 +4,37 @@ sim_seconds 0.122216 # Nu
sim_ticks 122215830000 # Number of ticks simulated
final_tick 122215830000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1503519 # Simulator instruction rate (inst/s)
-host_op_rate 1503581 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 753629165 # Simulator tick rate (ticks/s)
-host_mem_usage 346024 # Number of bytes of host memory used
-host_seconds 162.17 # Real time elapsed on the host
+host_inst_rate 2951739 # Simulator instruction rate (inst/s)
+host_op_rate 2951861 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1479540198 # Simulator tick rate (ticks/s)
+host_mem_usage 346528 # Number of bytes of host memory used
+host_seconds 82.60 # Real time elapsed on the host
sim_insts 243825163 # Number of instructions simulated
sim_ops 243835278 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 1306360053 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 977686044 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 91606089 # Number of bytes written to this memory
-system.physmem.num_reads 326641945 # Number of read requests responded to by this memory
-system.physmem.num_writes 22901951 # Number of write requests responded to by this memory
-system.physmem.num_other 3886 # Number of other requests responded to by this memory
-system.physmem.bw_read 10688959466 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7999667834 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 749543566 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 11438503032 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 977686044 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 328674009 # Number of bytes read from this memory
+system.physmem.bytes_read::total 1306360053 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 977686044 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 977686044 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 91606089 # Number of bytes written to this memory
+system.physmem.bytes_written::total 91606089 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 244421511 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 82220434 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 326641945 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 22901951 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 22901951 # Number of write requests responded to by this memory
+system.physmem.num_other::cpu.data 3886 # Number of other requests responded to by this memory
+system.physmem.num_other::total 3886 # Number of other requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7999667834 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 2689291633 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 10688959466 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7999667834 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7999667834 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 749543566 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 749543566 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7999667834 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 3438835198 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 11438503032 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 443 # Number of system calls
system.cpu.numCycles 244431661 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
diff --git a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/config.ini b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/config.ini
index 861290241..e29268380 100644
--- a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/config.ini
+++ b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/config.ini
@@ -143,9 +143,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -176,9 +175,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/simout b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/simout
index 4ee289cc3..2436d9105 100755
--- a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/simout
+++ b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:05:42
-gem5 started May 8 2012 15:44:07
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:01:47
+gem5 started Jun 4 2012 14:55:10
+gem5 executing on zizzer
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/se/10.mcf/sparc/linux/simple-timing -re tests/run.py build/SPARC/tests/opt/long/se/10.mcf/sparc/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt
index 300c74bea..9186661e0 100644
--- a/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/sparc/linux/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.362431 # Nu
sim_ticks 362430887000 # Number of ticks simulated
final_tick 362430887000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 628265 # Simulator instruction rate (inst/s)
-host_op_rate 628291 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 933876298 # Simulator tick rate (ticks/s)
-host_mem_usage 354916 # Number of bytes of host memory used
-host_seconds 388.09 # Real time elapsed on the host
+host_inst_rate 1267775 # Simulator instruction rate (inst/s)
+host_op_rate 1267827 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1884467398 # Simulator tick rate (ticks/s)
+host_mem_usage 355400 # Number of bytes of host memory used
+host_seconds 192.33 # Real time elapsed on the host
sim_insts 243825163 # Number of instructions simulated
sim_ops 243835278 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 1001472 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 56256 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 2560 # Number of bytes written to this memory
-system.physmem.num_reads 15648 # Number of read requests responded to by this memory
-system.physmem.num_writes 40 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 2763208 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 155219 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 7063 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 2770272 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 56256 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 945216 # Number of bytes read from this memory
+system.physmem.bytes_read::total 1001472 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 56256 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 56256 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 2560 # Number of bytes written to this memory
+system.physmem.bytes_written::total 2560 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 879 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 14769 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 15648 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 40 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 40 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 155219 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 2607990 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 2763208 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 155219 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 155219 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 7063 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 7063 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 7063 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 155219 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2607990 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 2770272 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 443 # Number of system calls
system.cpu.numCycles 724861774 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -78,11 +91,17 @@ system.cpu.icache.demand_accesses::total 244421512 # nu
system.cpu.icache.overall_accesses::cpu.inst 244421512 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 244421512 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000004 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000004 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000004 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000004 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000004 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55857.142857 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 55857.142857 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55857.142857 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 55857.142857 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55857.142857 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 55857.142857 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -104,11 +123,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 46620000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 46620000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 46620000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000004 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000004 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000004 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 52857.142857 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 52857.142857 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 52857.142857 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 52857.142857 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52857.142857 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 52857.142857 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 935475 # number of replacements
system.cpu.dcache.tagsinuse 3563.824259 # Cycle average of tags in use
@@ -160,15 +185,25 @@ system.cpu.dcache.demand_accesses::total 105122385 # nu
system.cpu.dcache.overall_accesses::cpu.data 105122385 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 105122385 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.010859 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.010859 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002040 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.002040 # miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_miss_rate::cpu.data 0.001029 # miss rate for SwapReq accesses
+system.cpu.dcache.SwapReq_miss_rate::total 0.001029 # miss rate for SwapReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.008938 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.008938 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.008938 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.008938 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14009.502082 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 14009.502082 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 27097.238279 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 27097.238279 # average WriteReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::cpu.data 24500 # average SwapReq miss latency
+system.cpu.dcache.SwapReq_avg_miss_latency::total 24500 # average SwapReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14660.150899 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 14660.150899 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14660.150899 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 14660.150899 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -200,15 +235,25 @@ system.cpu.dcache.demand_mshr_miss_latency::total 10955493000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10955493000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 10955493000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.010859 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.010859 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002040 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002040 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::cpu.data 0.001029 # mshr miss rate for SwapReq accesses
+system.cpu.dcache.SwapReq_mshr_miss_rate::total 0.001029 # mshr miss rate for SwapReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.008938 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.008938 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.008938 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.008938 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11009.502082 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11009.502082 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24097.238279 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24097.238279 # average WriteReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::cpu.data 21500 # average SwapReq mshr miss latency
+system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 21500 # average SwapReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11660.150899 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 11660.150899 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11660.150899 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 11660.150899 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 865 # number of replacements
system.cpu.l2cache.tagsinuse 9236.752232 # Cycle average of tags in use
@@ -273,18 +318,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 939571
system.cpu.l2cache.overall_accesses::total 940453 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996599 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000226 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.001210 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.311834 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.311834 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996599 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.015719 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.016639 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996599 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.015719 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.016639 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -319,18 +372,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 590760000
system.cpu.l2cache.overall_mshr_miss_latency::total 625920000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996599 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000226 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.001210 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.311834 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.311834 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996599 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015719 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.016639 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996599 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015719 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.016639 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/simout b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/simout
index 7dd036543..5c8d95ce9 100755
--- a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/simout
+++ b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:59
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 15:14:48
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/10.mcf/x86/linux/o3-timing -re tests/run.py build/X86/tests/opt/long/se/10.mcf/x86/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
index 2d4c91c54..a6e1946c5 100644
--- a/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/x86/linux/o3-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.067388 # Nu
sim_ticks 67388458000 # Number of ticks simulated
final_tick 67388458000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 74550 # Simulator instruction rate (inst/s)
-host_op_rate 131270 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 31798513 # Simulator tick rate (ticks/s)
-host_mem_usage 385908 # Number of bytes of host memory used
-host_seconds 2119.23 # Real time elapsed on the host
+host_inst_rate 84988 # Simulator instruction rate (inst/s)
+host_op_rate 149650 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 36250631 # Simulator tick rate (ticks/s)
+host_mem_usage 363056 # Number of bytes of host memory used
+host_seconds 1858.96 # Real time elapsed on the host
sim_insts 157988582 # Number of instructions simulated
sim_ops 278192519 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 3907520 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 69248 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 897536 # Number of bytes written to this memory
-system.physmem.num_reads 61055 # Number of read requests responded to by this memory
-system.physmem.num_writes 14024 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 57985004 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 1027594 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 13318839 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 71303843 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 69248 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 3838272 # Number of bytes read from this memory
+system.physmem.bytes_read::total 3907520 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 69248 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 69248 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 897536 # Number of bytes written to this memory
+system.physmem.bytes_written::total 897536 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 1082 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 59973 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 61055 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 14024 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 14024 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 1027594 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 56957410 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 57985004 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 1027594 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 1027594 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 13318839 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 13318839 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 13318839 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 1027594 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 56957410 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 71303843 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 444 # Number of system calls
system.cpu.numCycles 134776917 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -323,11 +336,17 @@ system.cpu.icache.demand_accesses::total 27278821 # nu
system.cpu.icache.overall_accesses::cpu.inst 27278821 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 27278821 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000052 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000052 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000052 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000052 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000052 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000052 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35528.308563 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 35528.308563 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 35528.308563 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 35528.308563 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 35528.308563 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 35528.308563 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -355,11 +374,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 38330500
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 38330500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 38330500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000040 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000040 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000040 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34909.380692 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34909.380692 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34909.380692 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 34909.380692 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34909.380692 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 34909.380692 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 2072128 # number of replacements
system.cpu.dcache.tagsinuse 4072.706371 # Cycle average of tags in use
@@ -403,13 +428,21 @@ system.cpu.dcache.demand_accesses::total 78000448 # nu
system.cpu.dcache.overall_accesses::cpu.data 78000448 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 78000448 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.049205 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.049205 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002736 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.002736 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.030475 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.030475 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.030475 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.030475 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 6031.763813 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 6031.763813 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17468.488873 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 17468.488873 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 6445.578990 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 6445.578990 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 6445.578990 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 6445.578990 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -445,13 +478,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 6755035291
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6755035291 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 6755035291 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.042829 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.042829 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002611 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002611 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.026618 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.026618 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.026618 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.026618 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 2806.348172 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 2806.348172 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14114.884540 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14114.884540 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 3253.508541 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 3253.508541 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 3253.508541 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 3253.508541 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 33429 # number of replacements
system.cpu.l2cache.tagsinuse 18994.164700 # Cycle average of tags in use
@@ -522,19 +563,28 @@ system.cpu.l2cache.overall_accesses::cpu.data 2076226
system.cpu.l2cache.overall_accesses::total 2077320 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.989031 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.015273 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.015807 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.800000 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::total 0.800000 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.358999 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.358999 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.989031 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.028886 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.029391 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.989031 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.028886 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.029391 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34274.491682 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34158.052865 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34162.047753 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34085.473271 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34085.473271 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34274.491682 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34122.330049 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34125.026615 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34274.491682 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34122.330049 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34125.026615 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -573,20 +623,30 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1859866500
system.cpu.l2cache.overall_mshr_miss_latency::total 1893481500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.989031 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.015273 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015807 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.800000 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.800000 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.358999 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.358999 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.989031 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.028886 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.029391 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.989031 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.028886 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.029391 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31067.467652 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31020.604170 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31022.212005 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31000 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31002.574700 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31002.574700 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31067.467652 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31011.730279 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31012.718041 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31067.467652 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31011.730279 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31012.718041 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/10.mcf/ref/x86/linux/simple-atomic/simout b/tests/long/se/10.mcf/ref/x86/linux/simple-atomic/simout
index 8772b21f0..9f1b85cdf 100755
--- a/tests/long/se/10.mcf/ref/x86/linux/simple-atomic/simout
+++ b/tests/long/se/10.mcf/ref/x86/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:58
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 15:20:09
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/10.mcf/x86/linux/simple-atomic -re tests/run.py build/X86/tests/opt/long/se/10.mcf/x86/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/10.mcf/ref/x86/linux/simple-atomic/stats.txt b/tests/long/se/10.mcf/ref/x86/linux/simple-atomic/stats.txt
index 09f40044d..75d2c32b9 100644
--- a/tests/long/se/10.mcf/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/long/se/10.mcf/ref/x86/linux/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.168950 # Nu
sim_ticks 168950072000 # Number of ticks simulated
final_tick 168950072000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 563497 # Simulator instruction rate (inst/s)
-host_op_rate 992227 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 602592819 # Simulator tick rate (ticks/s)
-host_mem_usage 374808 # Number of bytes of host memory used
-host_seconds 280.37 # Real time elapsed on the host
+host_inst_rate 1244063 # Simulator instruction rate (inst/s)
+host_op_rate 2190595 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1330377575 # Simulator tick rate (ticks/s)
+host_mem_usage 351912 # Number of bytes of host memory used
+host_seconds 126.99 # Real time elapsed on the host
sim_insts 157988583 # Number of instructions simulated
sim_ops 278192520 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 2458815679 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 1741569664 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 243173115 # Number of bytes written to this memory
-system.physmem.num_reads 308475658 # Number of read requests responded to by this memory
-system.physmem.num_writes 31439751 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 14553504772 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 10308191310 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 1439319393 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 15992824164 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 1741569664 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 717246015 # Number of bytes read from this memory
+system.physmem.bytes_read::total 2458815679 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 1741569664 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1741569664 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 243173115 # Number of bytes written to this memory
+system.physmem.bytes_written::total 243173115 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 217696208 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 90779450 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 308475658 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 31439751 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 31439751 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 10308191310 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 4245313462 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 14553504772 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 10308191310 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 10308191310 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 1439319393 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 1439319393 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 10308191310 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 5684632854 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 15992824164 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 444 # Number of system calls
system.cpu.numCycles 337900145 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
diff --git a/tests/long/se/10.mcf/ref/x86/linux/simple-timing/simout b/tests/long/se/10.mcf/ref/x86/linux/simple-timing/simout
index 3e731c17d..d95343c19 100755
--- a/tests/long/se/10.mcf/ref/x86/linux/simple-timing/simout
+++ b/tests/long/se/10.mcf/ref/x86/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:59
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 15:22:27
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/10.mcf/x86/linux/simple-timing -re tests/run.py build/X86/tests/opt/long/se/10.mcf/x86/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
index 093a41c03..bcdb996d9 100644
--- a/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/10.mcf/ref/x86/linux/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.370011 # Nu
sim_ticks 370010840000 # Number of ticks simulated
final_tick 370010840000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 376379 # Simulator instruction rate (inst/s)
-host_op_rate 662743 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 881483751 # Simulator tick rate (ticks/s)
-host_mem_usage 383736 # Number of bytes of host memory used
-host_seconds 419.76 # Real time elapsed on the host
+host_inst_rate 564351 # Simulator instruction rate (inst/s)
+host_op_rate 993732 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1321716509 # Simulator tick rate (ticks/s)
+host_mem_usage 360832 # Number of bytes of host memory used
+host_seconds 279.95 # Real time elapsed on the host
sim_insts 157988583 # Number of instructions simulated
sim_ops 278192520 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 4900800 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 51712 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 1885440 # Number of bytes written to this memory
-system.physmem.num_reads 76575 # Number of read requests responded to by this memory
-system.physmem.num_writes 29460 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 13245017 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 139758 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 5095634 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 18340652 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 51712 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 4849088 # Number of bytes read from this memory
+system.physmem.bytes_read::total 4900800 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 51712 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 51712 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 1885440 # Number of bytes written to this memory
+system.physmem.bytes_written::total 1885440 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 808 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 75767 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 76575 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 29460 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 29460 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 139758 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 13105259 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 13245017 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 139758 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 139758 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 5095634 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 5095634 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 5095634 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 139758 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 13105259 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 18340652 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 444 # Number of system calls
system.cpu.numCycles 740021680 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -78,11 +91,17 @@ system.cpu.icache.demand_accesses::total 217696209 # nu
system.cpu.icache.overall_accesses::cpu.inst 217696209 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 217696209 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000004 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000004 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000004 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000004 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000004 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56000 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 56000 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56000 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 56000 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56000 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 56000 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -104,11 +123,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 42824000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 42824000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 42824000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000004 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000004 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000004 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53000 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53000 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53000 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53000 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 2062733 # number of replacements
system.cpu.dcache.tagsinuse 4076.661903 # Cycle average of tags in use
@@ -152,13 +177,21 @@ system.cpu.dcache.demand_accesses::total 122219201 # nu
system.cpu.dcache.overall_accesses::cpu.data 122219201 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 122219201 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.021599 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.021599 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.003375 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.003375 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.016911 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.016911 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.016911 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.016911 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14713.502183 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 14713.502183 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30805.991952 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 30805.991952 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15539.675029 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 15539.675029 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15539.675029 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 15539.675029 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -186,13 +219,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 25917362500
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 25917362500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 25917362500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.021599 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.021599 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.003375 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.003375 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.016911 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.016911 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.016911 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.016911 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11713.502183 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11713.502183 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 27805.977815 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27805.977815 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 12539.674303 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 12539.674303 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 12539.674303 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 12539.674303 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 49212 # number of replacements
system.cpu.l2cache.tagsinuse 18614.603260 # Cycle average of tags in use
@@ -254,18 +295,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 2066829
system.cpu.l2cache.overall_accesses::total 2067637 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.016988 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.017393 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.400136 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.400136 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.036659 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.037035 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.036659 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.037035 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000.694804 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000.694804 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000.389352 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000.385243 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000.389352 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000.385243 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -300,18 +349,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 3030680000
system.cpu.l2cache.overall_mshr_miss_latency::total 3063000000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.016988 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.017393 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.400136 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.400136 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.036659 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.037035 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.036659 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.037035 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/20.parser/ref/arm/linux/o3-timing/config.ini b/tests/long/se/20.parser/ref/arm/linux/o3-timing/config.ini
index 08e7e2cb5..52f83ef58 100644
--- a/tests/long/se/20.parser/ref/arm/linux/o3-timing/config.ini
+++ b/tests/long/se/20.parser/ref/arm/linux/o3-timing/config.ini
@@ -492,9 +492,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -525,9 +524,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/20.parser/ref/arm/linux/o3-timing/simout b/tests/long/se/20.parser/ref/arm/linux/o3-timing/simout
index 5e99fb7a2..90b73e8ee 100755
--- a/tests/long/se/20.parser/ref/arm/linux/o3-timing/simout
+++ b/tests/long/se/20.parser/ref/arm/linux/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:25:50
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 17:38:42
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/20.parser/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/20.parser/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
@@ -67,4 +67,4 @@ info: Increasing stack size by one page.
about 2 million people attended
the five best costumes got prizes
No errors!
-Exiting @ tick 233090215000 because target called exit()
+Exiting @ tick 233057542500 because target called exit()
diff --git a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt
index 8dc91f46c..b64f135f3 100644
--- a/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/arm/linux/o3-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.233058 # Nu
sim_ticks 233057542500 # Number of ticks simulated
final_tick 233057542500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 104599 # Simulator instruction rate (inst/s)
-host_op_rate 117832 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 47897344 # Simulator tick rate (ticks/s)
-host_mem_usage 237516 # Number of bytes of host memory used
-host_seconds 4865.77 # Real time elapsed on the host
+host_inst_rate 102553 # Simulator instruction rate (inst/s)
+host_op_rate 115527 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 46960535 # Simulator tick rate (ticks/s)
+host_mem_usage 237172 # Number of bytes of host memory used
+host_seconds 4962.84 # Real time elapsed on the host
sim_insts 508954936 # Number of instructions simulated
sim_ops 573341497 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 15214144 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 246208 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 10947904 # Number of bytes written to this memory
-system.physmem.num_reads 237721 # Number of read requests responded to by this memory
-system.physmem.num_writes 171061 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 65280633 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 1056426 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 46975111 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 112255745 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 246208 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 14967936 # Number of bytes read from this memory
+system.physmem.bytes_read::total 15214144 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 246208 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 246208 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 10947904 # Number of bytes written to this memory
+system.physmem.bytes_written::total 10947904 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 3847 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 233874 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 237721 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 171061 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 171061 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 1056426 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 64224208 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 65280633 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 1056426 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 1056426 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 46975111 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 46975111 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 46975111 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 1056426 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 64224208 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 112255745 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -368,11 +381,17 @@ system.cpu.icache.demand_accesses::total 126860220 # nu
system.cpu.icache.overall_accesses::cpu.inst 126860220 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 126860220 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000157 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000157 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000157 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000157 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000157 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000157 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13468.126288 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 13468.126288 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13468.126288 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 13468.126288 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13468.126288 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 13468.126288 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -402,11 +421,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 171640500
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 171640500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 171640500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000143 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000143 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000143 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000143 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000143 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000143 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 9466.164792 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 9466.164792 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 9466.164792 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 9466.164792 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 9466.164792 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 9466.164792 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1204809 # number of replacements
system.cpu.dcache.tagsinuse 4052.906677 # Cycle average of tags in use
@@ -462,15 +487,25 @@ system.cpu.dcache.demand_accesses::total 195622115 # nu
system.cpu.dcache.overall_accesses::cpu.data 195622115 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 195622115 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.009328 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.009328 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.026850 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.026850 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000035 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000035 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.014186 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.014186 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.014186 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.014186 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11591.851869 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 11591.851869 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17278.996354 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 17278.996354 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 10839.743590 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10839.743590 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 14576.321503 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 14576.321503 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 14576.321503 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 14576.321503 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 602000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -508,13 +543,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 10589925497
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10589925497 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 10589925497 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006138 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006138 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006292 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006292 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006181 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.006181 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006181 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.006181 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 7154.602287 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 7154.602287 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12837.889185 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12837.889185 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 8758.830640 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 8758.830640 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 8758.830640 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 8758.830640 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 218501 # number of replacements
system.cpu.l2cache.tagsinuse 20930.395337 # Cycle average of tags in use
@@ -587,20 +630,30 @@ system.cpu.l2cache.overall_accesses::cpu.data 1208896
system.cpu.l2cache.overall_accesses::total 1226913 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.213798 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.143718 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.145145 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.230769 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::total 0.230769 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.319698 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.319698 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.213798 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.193480 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.193778 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.213798 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.193480 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.193778 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34286.474559 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34198.118961 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34200.768309 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 6212.121212 # average UpgradeReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 6212.121212 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34242.649952 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34242.649952 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34286.474559 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34218.925424 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34220.019853 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34286.474559 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34218.925424 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34220.019853 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -648,20 +701,30 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7255661000
system.cpu.l2cache.overall_mshr_miss_latency::total 7375243500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.213521 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.143693 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.145114 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.230769 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.230769 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.319698 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.319698 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.213521 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.193462 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.193756 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.213521 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.193462 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.193756 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31084.611385 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31036.880970 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31038.310611 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31045.454545 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31045.454545 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31008.610514 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31008.610514 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31084.611385 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31023.670764 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31024.656952 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31084.611385 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31023.670764 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31024.656952 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/20.parser/ref/arm/linux/simple-atomic/config.ini b/tests/long/se/20.parser/ref/arm/linux/simple-atomic/config.ini
index 6e34c6137..f2f9dd654 100644
--- a/tests/long/se/20.parser/ref/arm/linux/simple-atomic/config.ini
+++ b/tests/long/se/20.parser/ref/arm/linux/simple-atomic/config.ini
@@ -112,9 +112,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/20.parser/ref/arm/linux/simple-atomic/simout b/tests/long/se/20.parser/ref/arm/linux/simple-atomic/simout
index 61ef97f09..5bc6f404c 100755
--- a/tests/long/se/20.parser/ref/arm/linux/simple-atomic/simout
+++ b/tests/long/se/20.parser/ref/arm/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:27:44
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 17:42:59
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/20.parser/arm/linux/simple-atomic -re tests/run.py build/ARM/tests/opt/long/se/20.parser/arm/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/20.parser/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/20.parser/ref/arm/linux/simple-atomic/stats.txt
index 4ec8704b3..eec1b9eb1 100644
--- a/tests/long/se/20.parser/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/20.parser/ref/arm/linux/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.290499 # Nu
sim_ticks 290498972000 # Number of ticks simulated
final_tick 290498972000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1142576 # Simulator instruction rate (inst/s)
-host_op_rate 1287798 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 655209825 # Simulator tick rate (ticks/s)
-host_mem_usage 224168 # Number of bytes of host memory used
-host_seconds 443.37 # Real time elapsed on the host
+host_inst_rate 2223848 # Simulator instruction rate (inst/s)
+host_op_rate 2506499 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1275264214 # Simulator tick rate (ticks/s)
+host_mem_usage 224628 # Number of bytes of host memory used
+host_seconds 227.80 # Real time elapsed on the host
sim_insts 506581615 # Number of instructions simulated
sim_ops 570968176 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 2489298238 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 2066445536 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 216067624 # Number of bytes written to this memory
-system.physmem.num_reads 641840242 # Number of read requests responded to by this memory
-system.physmem.num_writes 55727847 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 8569043191 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7113434935 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 743781028 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 9312824219 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 2066445536 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 422852702 # Number of bytes read from this memory
+system.physmem.bytes_read::total 2489298238 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 2066445536 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 2066445536 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 216067624 # Number of bytes written to this memory
+system.physmem.bytes_written::total 216067624 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 516611384 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 125228858 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 641840242 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 55727847 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 55727847 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7113434935 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1455608256 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 8569043191 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7113434935 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7113434935 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 743781028 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 743781028 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7113434935 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2199389284 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 9312824219 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
diff --git a/tests/long/se/20.parser/ref/arm/linux/simple-timing/config.ini b/tests/long/se/20.parser/ref/arm/linux/simple-timing/config.ini
index 77531d0fb..036427da7 100644
--- a/tests/long/se/20.parser/ref/arm/linux/simple-timing/config.ini
+++ b/tests/long/se/20.parser/ref/arm/linux/simple-timing/config.ini
@@ -161,9 +161,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -194,9 +193,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/20.parser/ref/arm/linux/simple-timing/simout b/tests/long/se/20.parser/ref/arm/linux/simple-timing/simout
index 22208540d..ec9ed9cd5 100755
--- a/tests/long/se/20.parser/ref/arm/linux/simple-timing/simout
+++ b/tests/long/se/20.parser/ref/arm/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:29:57
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 17:46:58
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/20.parser/arm/linux/simple-timing -re tests/run.py build/ARM/tests/opt/long/se/20.parser/arm/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt
index 8678fa0ad..85dc67786 100644
--- a/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/arm/linux/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.722234 # Nu
sim_ticks 722234364000 # Number of ticks simulated
final_tick 722234364000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 593765 # Simulator instruction rate (inst/s)
-host_op_rate 669073 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 849204818 # Simulator tick rate (ticks/s)
-host_mem_usage 233356 # Number of bytes of host memory used
-host_seconds 850.48 # Real time elapsed on the host
+host_inst_rate 1114772 # Simulator instruction rate (inst/s)
+host_op_rate 1256160 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1594352181 # Simulator tick rate (ticks/s)
+host_mem_usage 233804 # Number of bytes of host memory used
+host_seconds 453.00 # Real time elapsed on the host
sim_insts 504986861 # Number of instructions simulated
sim_ops 569034848 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 14797056 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 188608 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 11027328 # Number of bytes written to this memory
-system.physmem.num_reads 231204 # Number of read requests responded to by this memory
-system.physmem.num_writes 172302 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 20487887 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 261145 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 15268351 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 35756238 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 188608 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 14608448 # Number of bytes read from this memory
+system.physmem.bytes_read::total 14797056 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 188608 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 188608 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 11027328 # Number of bytes written to this memory
+system.physmem.bytes_written::total 11027328 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 2947 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 228257 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 231204 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 172302 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 172302 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 261145 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 20226742 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 20487887 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 261145 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 261145 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 15268351 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 15268351 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 15268351 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 261145 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 20226742 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 35756238 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -120,11 +133,17 @@ system.cpu.icache.demand_accesses::total 516611385 # nu
system.cpu.icache.overall_accesses::cpu.inst 516611385 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 516611385 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000022 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000022 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000022 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000022 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000022 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000022 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 24743.338252 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 24743.338252 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 24743.338252 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 24743.338252 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 24743.338252 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 24743.338252 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -146,11 +165,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 250505000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 250505000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 250505000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000022 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000022 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000022 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 21743.338252 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21743.338252 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 21743.338252 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 21743.338252 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 21743.338252 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 21743.338252 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1134822 # number of replacements
system.cpu.dcache.tagsinuse 4065.490059 # Cycle average of tags in use
@@ -202,13 +227,21 @@ system.cpu.dcache.demand_accesses::total 177979623 # nu
system.cpu.dcache.overall_accesses::cpu.data 177979623 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 177979623 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.006325 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.006325 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006568 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.006568 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.006399 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.006399 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.006399 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.006399 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19807.762778 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 19807.762778 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 28150.625947 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 28150.625947 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 22417.457622 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 22417.457622 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 22417.457622 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 22417.457622 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -236,13 +269,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 22114892000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 22114892000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 22114892000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006325 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006325 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006568 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006568 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006399 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.006399 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006399 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.006399 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16807.762778 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16807.762778 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 25150.625947 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25150.625947 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19417.457622 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 19417.457622 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19417.457622 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 19417.457622 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 212089 # number of replacements
system.cpu.l2cache.tagsinuse 20443.163614 # Cycle average of tags in use
@@ -307,18 +348,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 1138918
system.cpu.l2cache.overall_accesses::total 1150439 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.255794 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.138280 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.139985 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.336920 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.336920 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.255794 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.200416 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.200970 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.255794 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.200416 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.200970 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -353,18 +402,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9130280000
system.cpu.l2cache.overall_mshr_miss_latency::total 9248160000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.255794 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.138280 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.139985 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.336920 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.336920 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.255794 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.200416 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.200970 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.255794 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.200416 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.200970 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/20.parser/ref/x86/linux/o3-timing/simout b/tests/long/se/20.parser/ref/x86/linux/o3-timing/simout
index e360d8cc6..29af0d223 100755
--- a/tests/long/se/20.parser/ref/x86/linux/o3-timing/simout
+++ b/tests/long/se/20.parser/ref/x86/linux/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:59
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 15:27:18
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/20.parser/x86/linux/o3-timing -re tests/run.py build/X86/tests/opt/long/se/20.parser/x86/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt
index 1dc4deb54..4a5cfadf8 100644
--- a/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/x86/linux/o3-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.459938 # Nu
sim_ticks 459937575500 # Number of ticks simulated
final_tick 459937575500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 75971 # Simulator instruction rate (inst/s)
-host_op_rate 140479 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 42257715 # Simulator tick rate (ticks/s)
-host_mem_usage 287264 # Number of bytes of host memory used
-host_seconds 10884.11 # Real time elapsed on the host
+host_inst_rate 70939 # Simulator instruction rate (inst/s)
+host_op_rate 131174 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 39458742 # Simulator tick rate (ticks/s)
+host_mem_usage 264492 # Number of bytes of host memory used
+host_seconds 11656.16 # Real time elapsed on the host
sim_insts 826877144 # Number of instructions simulated
sim_ops 1528988756 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 37483008 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 379264 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 26316864 # Number of bytes written to this memory
-system.physmem.num_reads 585672 # Number of read requests responded to by this memory
-system.physmem.num_writes 411201 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 81495859 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 824599 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 57218339 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 138714198 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 379264 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 37103744 # Number of bytes read from this memory
+system.physmem.bytes_read::total 37483008 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 379264 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 379264 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 26316864 # Number of bytes written to this memory
+system.physmem.bytes_written::total 26316864 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 5926 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 579746 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 585672 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 411201 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 411201 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 824599 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 80671261 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 81495859 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 824599 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 824599 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 57218339 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 57218339 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 57218339 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 824599 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 80671261 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 138714198 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 551 # Number of system calls
system.cpu.numCycles 919875152 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -323,11 +336,17 @@ system.cpu.icache.demand_accesses::total 183482871 # nu
system.cpu.icache.overall_accesses::cpu.inst 183482871 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 183482871 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001223 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.001223 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.001223 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.001223 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.001223 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.001223 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 7316.318982 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 7316.318982 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 7316.318982 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 7316.318982 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 7316.318982 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 7316.318982 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -357,11 +376,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 915847000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 915847000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 915847000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001209 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001209 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001209 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.001209 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001209 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.001209 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 4128.170455 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 4128.170455 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 4128.170455 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 4128.170455 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 4128.170455 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 4128.170455 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 2527239 # number of replacements
system.cpu.dcache.tagsinuse 4087.019700 # Cycle average of tags in use
@@ -405,13 +430,21 @@ system.cpu.dcache.demand_accesses::total 418117752 # nu
system.cpu.dcache.overall_accesses::cpu.data 418117752 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 418117752 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.009926 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.009926 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006630 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.006630 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.008750 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.008750 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.008750 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.008750 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14615.279528 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 14615.279528 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 20361.164450 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 20361.164450 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16168.484782 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 16168.484782 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16168.484782 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 16168.484782 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -447,13 +480,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 32037464500
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 32037464500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 32037464500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006548 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006548 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006569 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006569 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006556 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.006556 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006556 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.006556 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 8467.243688 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 8467.243688 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 17478.038644 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 17478.038644 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11688.307739 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 11688.307739 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11688.307739 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 11688.307739 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 574865 # number of replacements
system.cpu.l2cache.tagsinuse 21613.693664 # Cycle average of tags in use
@@ -526,20 +567,30 @@ system.cpu.l2cache.overall_accesses::cpu.data 2531251
system.cpu.l2cache.overall_accesses::total 2543331 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.490563 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.189057 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.191112 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.993847 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::total 0.993847 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.320333 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.320333 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.490563 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.229051 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.230293 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.490563 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.229051 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.230293 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34256.749916 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34141.461663 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34143.478877 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 47.078982 # average UpgradeReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 47.078982 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34258.562829 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34258.562829 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34256.749916 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34191.354554 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34192.016199 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34256.749916 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34191.354554 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34192.016199 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -578,20 +629,30 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 17981733500
system.cpu.l2cache.overall_mshr_miss_latency::total 18165638500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.490563 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.189057 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.191112 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.993847 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.993847 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.320333 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.320333 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.490563 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.229051 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.230293 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.490563 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.229051 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.230293 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31033.580830 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31023.222582 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31023.403822 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31001.425472 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31001.425472 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31002.716302 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31002.716302 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31033.580830 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31014.485542 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31014.678741 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31033.580830 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31014.485542 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31014.678741 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/20.parser/ref/x86/linux/simple-atomic/simout b/tests/long/se/20.parser/ref/x86/linux/simple-atomic/simout
index 5153e8f50..337e5053a 100755
--- a/tests/long/se/20.parser/ref/x86/linux/simple-atomic/simout
+++ b/tests/long/se/20.parser/ref/x86/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:58
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 15:38:11
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/20.parser/x86/linux/simple-atomic -re tests/run.py build/X86/tests/opt/long/se/20.parser/x86/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/20.parser/ref/x86/linux/simple-atomic/stats.txt b/tests/long/se/20.parser/ref/x86/linux/simple-atomic/stats.txt
index 38deb4a58..a8445ed5c 100644
--- a/tests/long/se/20.parser/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/long/se/20.parser/ref/x86/linux/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.885229 # Nu
sim_ticks 885229360000 # Number of ticks simulated
final_tick 885229360000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 648787 # Simulator instruction rate (inst/s)
-host_op_rate 1199679 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 694571010 # Simulator tick rate (ticks/s)
-host_mem_usage 243520 # Number of bytes of host memory used
-host_seconds 1274.50 # Real time elapsed on the host
+host_inst_rate 1285236 # Simulator instruction rate (inst/s)
+host_op_rate 2376545 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1375933868 # Simulator tick rate (ticks/s)
+host_mem_usage 220604 # Number of bytes of host memory used
+host_seconds 643.37 # Real time elapsed on the host
sim_insts 826877145 # Number of instructions simulated
sim_ops 1528988757 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 10832432532 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 8546776872 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 991849460 # Number of bytes written to this memory
-system.physmem.num_reads 1452449298 # Number of read requests responded to by this memory
-system.physmem.num_writes 149160201 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 12236865406 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 9654872803 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 1120443475 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 13357308881 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 8546776872 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 2285655660 # Number of bytes read from this memory
+system.physmem.bytes_read::total 10832432532 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 8546776872 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 8546776872 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 991849460 # Number of bytes written to this memory
+system.physmem.bytes_written::total 991849460 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 1068347109 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 384102189 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1452449298 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 149160201 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 149160201 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 9654872803 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 2581992604 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 12236865406 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 9654872803 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 9654872803 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 1120443475 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 1120443475 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 9654872803 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 3702436078 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 13357308881 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 551 # Number of system calls
system.cpu.numCycles 1770458721 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
diff --git a/tests/long/se/20.parser/ref/x86/linux/simple-timing/simout b/tests/long/se/20.parser/ref/x86/linux/simple-timing/simout
index c9e0b30c1..1909314a2 100755
--- a/tests/long/se/20.parser/ref/x86/linux/simple-timing/simout
+++ b/tests/long/se/20.parser/ref/x86/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:58
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 15:45:58
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/20.parser/x86/linux/simple-timing -re tests/run.py build/X86/tests/opt/long/se/20.parser/x86/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt
index c48e15266..b3396b2cb 100644
--- a/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/20.parser/ref/x86/linux/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 1.658730 # Nu
sim_ticks 1658729604000 # Number of ticks simulated
final_tick 1658729604000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 478704 # Simulator instruction rate (inst/s)
-host_op_rate 885178 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 960288988 # Simulator tick rate (ticks/s)
-host_mem_usage 252496 # Number of bytes of host memory used
-host_seconds 1727.32 # Real time elapsed on the host
+host_inst_rate 615589 # Simulator instruction rate (inst/s)
+host_op_rate 1138293 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1234881669 # Simulator tick rate (ticks/s)
+host_mem_usage 229524 # Number of bytes of host memory used
+host_seconds 1343.23 # Real time elapsed on the host
sim_insts 826877145 # Number of instructions simulated
sim_ops 1528988757 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 37094976 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 148544 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 26349376 # Number of bytes written to this memory
-system.physmem.num_reads 579609 # Number of read requests responded to by this memory
-system.physmem.num_writes 411709 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 22363486 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 89553 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 15885275 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 38248761 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 148544 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 36946432 # Number of bytes read from this memory
+system.physmem.bytes_read::total 37094976 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 148544 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 148544 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 26349376 # Number of bytes written to this memory
+system.physmem.bytes_written::total 26349376 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 2321 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 577288 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 579609 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 411709 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 411709 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 89553 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 22273933 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 22363486 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 89553 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 89553 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 15885275 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 15885275 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 15885275 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 89553 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 22273933 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 38248761 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 551 # Number of system calls
system.cpu.numCycles 3317459208 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -78,11 +91,17 @@ system.cpu.icache.demand_accesses::total 1068347110 # nu
system.cpu.icache.overall_accesses::cpu.inst 1068347110 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 1068347110 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000003 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000003 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000003 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000003 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000003 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000003 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 48641.791045 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 48641.791045 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 48641.791045 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 48641.791045 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 48641.791045 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 48641.791045 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -104,11 +123,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 128436000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 128436000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 128436000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000003 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000003 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000003 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 45641.791045 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45641.791045 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 45641.791045 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 45641.791045 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 45641.791045 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 45641.791045 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 2514362 # number of replacements
system.cpu.dcache.tagsinuse 4086.472055 # Cycle average of tags in use
@@ -152,13 +177,21 @@ system.cpu.dcache.demand_accesses::total 533262390 # nu
system.cpu.dcache.overall_accesses::cpu.data 533262390 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 533262390 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004497 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.004497 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.005303 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.005303 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.004723 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.004723 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.004723 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.004723 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22005.441660 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 22005.441660 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 27169.175798 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 27169.175798 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 23627.363053 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 23627.363053 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 23627.363053 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 23627.363053 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -186,13 +219,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 51949140000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 51949140000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 51949140000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.004497 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.004497 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005303 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005303 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.004723 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.004723 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.004723 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.004723 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19005.440502 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19005.440502 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24169.168845 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24169.168845 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20627.360075 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 20627.360075 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20627.360075 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 20627.360075 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 568906 # number of replacements
system.cpu.l2cache.tagsinuse 21228.193311 # Cycle average of tags in use
@@ -257,18 +298,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 2518458
system.cpu.l2cache.overall_accesses::total 2521272 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.824805 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.190606 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.191637 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.313551 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.313551 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.824805 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.229223 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.229888 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.824805 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.229223 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.229888 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000.024190 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000.024190 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000.010393 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000.010352 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000.010393 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000.010352 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -303,18 +352,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 23091520000
system.cpu.l2cache.overall_mshr_miss_latency::total 23184360000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.824805 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.190606 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.191637 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.313551 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.313551 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.824805 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.229223 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.229888 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.824805 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.229223 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.229888 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/config.ini b/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/config.ini
index ad08e6373..673c743ff 100644
--- a/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/config.ini
+++ b/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/config.ini
@@ -176,9 +176,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -209,9 +208,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/simout b/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/simout
index 56d057ebd..051061431 100755
--- a/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/simout
+++ b/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:36:55
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 13:42:58
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/inorder-timing -re tests/run.py build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/inorder-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/stats.txt
index 28e031d9f..06e2fa444 100644
--- a/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/alpha/tru64/inorder-timing/stats.txt
@@ -4,22 +4,29 @@ sim_seconds 0.141175 # Nu
sim_ticks 141175129500 # Number of ticks simulated
final_tick 141175129500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 60144 # Simulator instruction rate (inst/s)
-host_op_rate 60144 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 21298240 # Simulator tick rate (ticks/s)
-host_mem_usage 221000 # Number of bytes of host memory used
-host_seconds 6628.49 # Real time elapsed on the host
+host_inst_rate 110841 # Simulator instruction rate (inst/s)
+host_op_rate 110841 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 39251086 # Simulator tick rate (ticks/s)
+host_mem_usage 221340 # Number of bytes of host memory used
+host_seconds 3596.72 # Real time elapsed on the host
sim_insts 398664595 # Number of instructions simulated
sim_ops 398664595 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 468992 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 214592 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 0 # Number of bytes written to this memory
-system.physmem.num_reads 7328 # Number of read requests responded to by this memory
-system.physmem.num_writes 0 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 3322058 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 1520041 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total 3322058 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 214592 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 254400 # Number of bytes read from this memory
+system.physmem.bytes_read::total 468992 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 214592 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 214592 # Number of instructions bytes read from this memory
+system.physmem.num_reads::cpu.inst 3353 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 3975 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 7328 # Number of read requests responded to by this memory
+system.physmem.bw_read::cpu.inst 1520041 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1802017 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 3322058 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 1520041 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 1520041 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 1520041 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 1802017 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 3322058 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -155,11 +162,17 @@ system.cpu.icache.demand_accesses::total 49111849 # nu
system.cpu.icache.overall_accesses::cpu.inst 49111849 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 49111849 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000089 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000089 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000089 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000089 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000089 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000089 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 48928.995434 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 48928.995434 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 48928.995434 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 48928.995434 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 48928.995434 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 48928.995434 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 45000 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -187,11 +200,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 185222000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 185222000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 185222000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000079 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000079 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000079 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000079 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000079 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000079 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47480.645988 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47480.645988 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47480.645988 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 47480.645988 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47480.645988 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 47480.645988 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 764 # number of replacements
system.cpu.dcache.tagsinuse 3284.843893 # Cycle average of tags in use
@@ -235,13 +254,21 @@ system.cpu.dcache.demand_accesses::total 168275218 # nu
system.cpu.dcache.overall_accesses::cpu.data 168275218 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 168275218 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000013 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000013 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000164 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000164 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000079 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000079 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000079 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000079 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52139.705882 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 52139.705882 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52061.154965 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 52061.154965 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 52068.406365 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 52068.406365 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 52068.406365 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 52068.406365 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 82410500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -277,13 +304,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 215717000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 215717000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 215717000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000010 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000010 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000044 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000044 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000025 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000025 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000025 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000025 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48610.526316 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48610.526316 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52947.220487 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52947.220487 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51954.961464 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 51954.961464 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51954.961464 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 51954.961464 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 13 # number of replacements
system.cpu.l2cache.tagsinuse 3896.685167 # Cycle average of tags in use
@@ -348,18 +383,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 4152
system.cpu.l2cache.overall_accesses::total 8053 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.859523 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.876452 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.862830 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.981279 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.981279 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.859523 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.957370 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.909971 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.859523 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.957370 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.909971 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52322.696093 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52557.228916 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52369.232608 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52454.848967 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52454.848967 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52322.696093 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52476.226415 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52405.977074 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52322.696093 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52476.226415 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52405.977074 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -392,18 +435,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 160275000
system.cpu.l2cache.overall_mshr_miss_latency::total 294866000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.859523 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.876452 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.862830 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.981279 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.981279 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.859523 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.957370 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.909971 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.859523 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.957370 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.909971 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40140.471220 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40382.530120 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40188.501076 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40304.451510 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40304.451510 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40140.471220 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40320.754717 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40238.264192 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40140.471220 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40320.754717 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40238.264192 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/config.ini
index bf1407a6b..7162e6c66 100644
--- a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/config.ini
@@ -474,9 +474,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -507,9 +506,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simout b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simout
index 54524760f..0c5d1935a 100755
--- a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:37:12
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 13:46:44
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt
index 891e3f52e..55fb5b70f 100644
--- a/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,22 +4,29 @@ sim_seconds 0.080257 # Nu
sim_ticks 80257421500 # Number of ticks simulated
final_tick 80257421500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 93963 # Simulator instruction rate (inst/s)
-host_op_rate 93963 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 20079187 # Simulator tick rate (ticks/s)
-host_mem_usage 221872 # Number of bytes of host memory used
-host_seconds 3997.05 # Real time elapsed on the host
+host_inst_rate 183656 # Simulator instruction rate (inst/s)
+host_op_rate 183656 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 39245952 # Simulator tick rate (ticks/s)
+host_mem_usage 222148 # Number of bytes of host memory used
+host_seconds 2044.99 # Real time elapsed on the host
sim_insts 375574808 # Number of instructions simulated
sim_ops 375574808 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 478528 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 222720 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 0 # Number of bytes written to this memory
-system.physmem.num_reads 7477 # Number of read requests responded to by this memory
-system.physmem.num_writes 0 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 5962414 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 2775070 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total 5962414 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 222720 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 255808 # Number of bytes read from this memory
+system.physmem.bytes_read::total 478528 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 222720 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 222720 # Number of instructions bytes read from this memory
+system.physmem.num_reads::cpu.inst 3480 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 3997 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 7477 # Number of read requests responded to by this memory
+system.physmem.bw_read::cpu.inst 2775070 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 3187344 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 5962414 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 2775070 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 2775070 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 2775070 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 3187344 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 5962414 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -357,11 +364,17 @@ system.cpu.icache.demand_accesses::total 52487109 # nu
system.cpu.icache.overall_accesses::cpu.inst 52487109 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 52487109 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000108 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000108 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000108 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000108 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000108 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000108 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 31012.199434 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 31012.199434 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 31012.199434 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 31012.199434 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 31012.199434 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 31012.199434 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -389,11 +402,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 125153000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 125153000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 125153000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000079 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000079 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000079 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000079 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000079 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000079 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 30055.955812 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30055.955812 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 30055.955812 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 30055.955812 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 30055.955812 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 30055.955812 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 804 # number of replacements
system.cpu.dcache.tagsinuse 3297.800145 # Cycle average of tags in use
@@ -441,13 +460,21 @@ system.cpu.dcache.demand_accesses::total 161830750 # nu
system.cpu.dcache.overall_accesses::cpu.data 161830750 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 161830750 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000019 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000019 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000265 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000265 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000131 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000131 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000131 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000131 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33167.850799 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 33167.850799 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 29072.241300 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 29072.241300 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 29398.537736 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 29398.537736 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 29398.537736 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 29398.537736 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 2500 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 1 # number of cycles access was blocked
@@ -483,13 +510,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 144878500
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 144878500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 144878500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000011 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000011 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000044 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000044 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000026 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000026 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000026 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000026 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31659.521436 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31659.521436 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35329.169269 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35329.169269 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34453.864447 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 34453.864447 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34453.864447 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 34453.864447 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 11 # number of replacements
system.cpu.l2cache.tagsinuse 4039.301940 # Cycle average of tags in use
@@ -554,18 +589,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 4205
system.cpu.l2cache.overall_accesses::total 8369 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.835735 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.867398 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.841881 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.976577 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.976577 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.835735 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.950535 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.893416 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.835735 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.950535 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.893416 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34383.045977 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34584.482759 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34423.333333 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34647.105852 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34647.105852 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34383.045977 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34633.475106 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34516.918550 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34383.045977 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34633.475106 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34516.918550 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -598,18 +641,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 125810000
system.cpu.l2cache.overall_mshr_miss_latency::total 234231000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.835735 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.867398 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.841881 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.976577 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.976577 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.835735 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.950535 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.893416 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.835735 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.950535 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.893416 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31155.459770 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31425.287356 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31209.425287 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31490.246242 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31490.246242 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31155.459770 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31476.107080 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31326.869065 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31155.459770 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31476.107080 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31326.869065 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/config.ini b/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/config.ini
index dc447cd7b..4442b5ed2 100644
--- a/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/config.ini
+++ b/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/config.ini
@@ -94,9 +94,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/simerr b/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/simerr
index 860580eeb..28eb1122e 100755
--- a/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/simerr
+++ b/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/simerr
@@ -1,3 +1,4 @@
+warn: CoherentBus system.membus has no snooping ports attached!
warn: Sockets disabled, not accepting gdb connections
warn: Prefetch instructions in Alpha do not do anything
warn: Prefetch instructions in Alpha do not do anything
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/simout b/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/simout
index 57f8a5318..ba8d40ed9 100755
--- a/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/simout
+++ b/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:37:06
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 14:23:04
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/simple-atomic -re tests/run.py build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/stats.txt
index 290084525..695830448 100644
--- a/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/long/se/30.eon/ref/alpha/tru64/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.199332 # Nu
sim_ticks 199332411500 # Number of ticks simulated
final_tick 199332411500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1838180 # Simulator instruction rate (inst/s)
-host_op_rate 1838179 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 919090070 # Simulator tick rate (ticks/s)
-host_mem_usage 211568 # Number of bytes of host memory used
-host_seconds 216.88 # Real time elapsed on the host
+host_inst_rate 3372014 # Simulator instruction rate (inst/s)
+host_op_rate 3372014 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1686007461 # Simulator tick rate (ticks/s)
+host_mem_usage 211928 # Number of bytes of host memory used
+host_seconds 118.23 # Real time elapsed on the host
sim_insts 398664595 # Number of instructions simulated
sim_ops 398664595 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 2257107875 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 1594658604 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 492356798 # Number of bytes written to this memory
-system.physmem.num_reads 493419140 # Number of read requests responded to by this memory
-system.physmem.num_writes 73520729 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 11323336020 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7999996548 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 2470028804 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 13793364824 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 1594658604 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 662449271 # Number of bytes read from this memory
+system.physmem.bytes_read::total 2257107875 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 1594658604 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1594658604 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 492356798 # Number of bytes written to this memory
+system.physmem.bytes_written::total 492356798 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 398664651 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 94754489 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 493419140 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 73520729 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 73520729 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7999996548 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 3323339471 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 11323336020 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7999996548 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7999996548 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 2470028804 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 2470028804 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7999996548 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 5793368275 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 13793364824 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/config.ini b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/config.ini
index 998e07c81..b05b7d5ce 100644
--- a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/config.ini
+++ b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/config.ini
@@ -143,9 +143,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -176,9 +175,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/simout b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/simout
index 8e7f3829a..39e268f04 100755
--- a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/simout
+++ b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:37:07
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 13:47:31
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/simple-timing -re tests/run.py build/ALPHA/tests/opt/long/se/30.eon/alpha/tru64/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt
index 852f5134d..f16fecb77 100644
--- a/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/alpha/tru64/simple-timing/stats.txt
@@ -4,22 +4,29 @@ sim_seconds 0.567343 # Nu
sim_ticks 567343170000 # Number of ticks simulated
final_tick 567343170000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 766770 # Simulator instruction rate (inst/s)
-host_op_rate 766770 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1091197730 # Simulator tick rate (ticks/s)
-host_mem_usage 220456 # Number of bytes of host memory used
-host_seconds 519.93 # Real time elapsed on the host
+host_inst_rate 1377504 # Simulator instruction rate (inst/s)
+host_op_rate 1377504 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1960338494 # Simulator tick rate (ticks/s)
+host_mem_usage 220796 # Number of bytes of host memory used
+host_seconds 289.41 # Real time elapsed on the host
sim_insts 398664609 # Number of instructions simulated
sim_ops 398664609 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 459520 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 205120 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 0 # Number of bytes written to this memory
-system.physmem.num_reads 7180 # Number of read requests responded to by this memory
-system.physmem.num_writes 0 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 809951 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 361545 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total 809951 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 205120 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 254400 # Number of bytes read from this memory
+system.physmem.bytes_read::total 459520 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 205120 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 205120 # Number of instructions bytes read from this memory
+system.physmem.num_reads::cpu.inst 3205 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 3975 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 7180 # Number of read requests responded to by this memory
+system.physmem.bw_read::cpu.inst 361545 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 448406 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 809951 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 361545 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 361545 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 361545 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 448406 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 809951 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -109,11 +116,17 @@ system.cpu.icache.demand_accesses::total 398664666 # nu
system.cpu.icache.overall_accesses::cpu.inst 398664666 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 398664666 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000009 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000009 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000009 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000009 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000009 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000009 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50648.516199 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 50648.516199 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50648.516199 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 50648.516199 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50648.516199 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 50648.516199 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -135,11 +148,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 175013000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 175013000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 175013000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000009 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000009 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000009 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000009 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000009 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000009 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47648.516199 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47648.516199 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47648.516199 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 47648.516199 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47648.516199 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 47648.516199 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 764 # number of replacements
system.cpu.dcache.tagsinuse 3288.912598 # Cycle average of tags in use
@@ -183,13 +202,21 @@ system.cpu.dcache.demand_accesses::total 168275220 # nu
system.cpu.dcache.overall_accesses::cpu.data 168275220 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 168275220 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000010 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000010 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000044 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000044 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000025 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000025 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000025 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000025 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50827.368421 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 50827.368421 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55212.991880 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 55212.991880 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54209.537572 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 54209.537572 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54209.537572 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 54209.537572 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -217,13 +244,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 212622000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 212622000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 212622000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000010 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000010 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000044 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000044 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000025 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000025 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000025 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000025 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 47827.368421 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 47827.368421 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52212.991880 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52212.991880 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51209.537572 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 51209.537572 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51209.537572 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 51209.537572 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 13 # number of replacements
system.cpu.l2cache.tagsinuse 3768.712262 # Cycle average of tags in use
@@ -288,18 +323,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 4152
system.cpu.l2cache.overall_accesses::total 7825 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.872584 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.876842 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.873459 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.981262 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.981262 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.872584 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.957370 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.917572 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.872584 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.957370 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.917572 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -332,18 +375,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 159000000
system.cpu.l2cache.overall_mshr_miss_latency::total 287200000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.872584 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.876842 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.873459 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.981262 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.981262 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.872584 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.957370 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.917572 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.872584 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.957370 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.917572 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/30.eon/ref/arm/linux/o3-timing/config.ini b/tests/long/se/30.eon/ref/arm/linux/o3-timing/config.ini
index 1cf41a172..b166901dc 100644
--- a/tests/long/se/30.eon/ref/arm/linux/o3-timing/config.ini
+++ b/tests/long/se/30.eon/ref/arm/linux/o3-timing/config.ini
@@ -492,9 +492,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -525,9 +524,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/30.eon/ref/arm/linux/o3-timing/simout b/tests/long/se/30.eon/ref/arm/linux/o3-timing/simout
index f0a5e284e..fd4ba336e 100755
--- a/tests/long/se/30.eon/ref/arm/linux/o3-timing/simout
+++ b/tests/long/se/30.eon/ref/arm/linux/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:35:18
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 17:54:41
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/30.eon/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/30.eon/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt
index 969b86901..154ddb0a7 100644
--- a/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/arm/linux/o3-timing/stats.txt
@@ -4,22 +4,29 @@ sim_seconds 0.071775 # Nu
sim_ticks 71774859500 # Number of ticks simulated
final_tick 71774859500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 69606 # Simulator instruction rate (inst/s)
-host_op_rate 88987 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 18296996 # Simulator tick rate (ticks/s)
-host_mem_usage 240272 # Number of bytes of host memory used
-host_seconds 3922.77 # Real time elapsed on the host
+host_inst_rate 120484 # Simulator instruction rate (inst/s)
+host_op_rate 154032 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 31671128 # Simulator tick rate (ticks/s)
+host_mem_usage 240520 # Number of bytes of host memory used
+host_seconds 2266.26 # Real time elapsed on the host
sim_insts 273048474 # Number of instructions simulated
sim_ops 349076199 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 472896 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 199168 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 0 # Number of bytes written to this memory
-system.physmem.num_reads 7389 # Number of read requests responded to by this memory
-system.physmem.num_writes 0 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 6588602 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 2774899 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total 6588602 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 199168 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 273728 # Number of bytes read from this memory
+system.physmem.bytes_read::total 472896 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 199168 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 199168 # Number of instructions bytes read from this memory
+system.physmem.num_reads::cpu.inst 3112 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 4277 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 7389 # Number of read requests responded to by this memory
+system.physmem.bw_read::cpu.inst 2774899 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 3813703 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 6588602 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 2774899 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 2774899 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 2774899 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 3813703 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 6588602 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -368,11 +375,17 @@ system.cpu.icache.demand_accesses::total 39951299 # nu
system.cpu.icache.overall_accesses::cpu.inst 39951299 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 39951299 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000426 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000426 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000426 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000426 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000426 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000426 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12404.519807 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 12404.519807 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12404.519807 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 12404.519807 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12404.519807 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 12404.519807 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -400,11 +413,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 139714000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 139714000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 139714000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000403 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000403 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000403 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000403 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000403 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000403 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 8670.348765 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 8670.348765 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 8670.348765 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 8670.348765 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 8670.348765 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 8670.348765 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1427 # number of replacements
system.cpu.dcache.tagsinuse 3127.647604 # Cycle average of tags in use
@@ -460,15 +479,25 @@ system.cpu.dcache.demand_accesses::total 172497310 # nu
system.cpu.dcache.overall_accesses::cpu.data 172497310 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 172497310 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000040 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000040 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000238 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000238 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000143 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000143 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000134 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000134 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000134 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000134 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32138.410228 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 32138.410228 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33299.569848 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 33299.569848 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38000 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38000 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 33118.913777 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 33118.913777 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 33118.913777 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 33118.913777 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 315000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -506,13 +535,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 156453500
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 156453500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 156453500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000020 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000020 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000035 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30396.733112 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30396.733112 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35546.727336 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35546.727336 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 33552.112374 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 33552.112374 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 33552.112374 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 33552.112374 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 69 # number of replacements
system.cpu.l2cache.tagsinuse 4034.301662 # Cycle average of tags in use
@@ -581,19 +618,28 @@ system.cpu.l2cache.overall_accesses::cpu.data 4641
system.cpu.l2cache.overall_accesses::total 20733 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.194009 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.834903 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.258647 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.994006 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.994006 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.194009 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.932127 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.359234 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.194009 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.932127 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.359234 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34267.136451 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34345.388188 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34292.611795 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34476.055339 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34476.055339 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34267.136451 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34430.536292 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34362.043502 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34267.136451 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34430.536292 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34362.043502 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -639,20 +685,30 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 133876000
system.cpu.l2cache.overall_mshr_miss_latency::total 230619500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.193388 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.807756 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.255350 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.994006 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.994006 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.193388 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.921569 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.356388 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.193388 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.921569 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.356388 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31087.242931 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31322.359396 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31162.253829 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31000 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31290.528556 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31290.528556 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31087.242931 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31301.379472 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31211.192313 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31087.242931 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31301.379472 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31211.192313 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-atomic/config.ini b/tests/long/se/30.eon/ref/arm/linux/simple-atomic/config.ini
index 72280076c..796e4e4fa 100644
--- a/tests/long/se/30.eon/ref/arm/linux/simple-atomic/config.ini
+++ b/tests/long/se/30.eon/ref/arm/linux/simple-atomic/config.ini
@@ -112,9 +112,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-atomic/simout b/tests/long/se/30.eon/ref/arm/linux/simple-atomic/simout
index 51d5089a3..80d4c141d 100755
--- a/tests/long/se/30.eon/ref/arm/linux/simple-atomic/simout
+++ b/tests/long/se/30.eon/ref/arm/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:37:41
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:01:26
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/30.eon/arm/linux/simple-atomic -re tests/run.py build/ARM/tests/opt/long/se/30.eon/arm/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/30.eon/ref/arm/linux/simple-atomic/stats.txt
index 30e59a4c3..1239fc01a 100644
--- a/tests/long/se/30.eon/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/30.eon/ref/arm/linux/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.212344 # Nu
sim_ticks 212344048000 # Number of ticks simulated
final_tick 212344048000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 841557 # Simulator instruction rate (inst/s)
-host_op_rate 1075889 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 654486612 # Simulator tick rate (ticks/s)
-host_mem_usage 228648 # Number of bytes of host memory used
-host_seconds 324.44 # Real time elapsed on the host
+host_inst_rate 1586428 # Simulator instruction rate (inst/s)
+host_op_rate 2028172 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1233780581 # Simulator tick rate (ticks/s)
+host_mem_usage 229108 # Number of bytes of host memory used
+host_seconds 172.11 # Real time elapsed on the host
sim_insts 273037671 # Number of instructions simulated
sim_ops 349065408 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 1875350709 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 1394641440 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 400047783 # Number of bytes written to this memory
-system.physmem.num_reads 443242866 # Number of read requests responded to by this memory
-system.physmem.num_writes 82063572 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 8831661291 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 6567838624 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 1883960425 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 10715621716 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 1394641440 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 480709269 # Number of bytes read from this memory
+system.physmem.bytes_read::total 1875350709 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 1394641440 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1394641440 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 400047783 # Number of bytes written to this memory
+system.physmem.bytes_written::total 400047783 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 348660360 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 94582506 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 443242866 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 82063572 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 82063572 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 6567838624 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 2263822667 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 8831661291 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 6567838624 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 6567838624 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 1883960425 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 1883960425 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 6567838624 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 4147783092 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 10715621716 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini b/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini
index 28132d5a1..f88d3c19b 100644
--- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini
+++ b/tests/long/se/30.eon/ref/arm/linux/simple-timing/config.ini
@@ -161,9 +161,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -194,9 +193,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout b/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout
index 85721b4bd..02e894db6 100755
--- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout
+++ b/tests/long/se/30.eon/ref/arm/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:38:02
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:04:29
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/30.eon/arm/linux/simple-timing -re tests/run.py build/ARM/tests/opt/long/se/30.eon/arm/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt
index 1725766a3..ce6e736cb 100644
--- a/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/30.eon/ref/arm/linux/simple-timing/stats.txt
@@ -4,22 +4,29 @@ sim_seconds 0.525854 # Nu
sim_ticks 525854475000 # Number of ticks simulated
final_tick 525854475000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 425859 # Simulator instruction rate (inst/s)
-host_op_rate 544445 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 821076045 # Simulator tick rate (ticks/s)
-host_mem_usage 237820 # Number of bytes of host memory used
-host_seconds 640.45 # Real time elapsed on the host
+host_inst_rate 697015 # Simulator instruction rate (inst/s)
+host_op_rate 891108 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1343878935 # Simulator tick rate (ticks/s)
+host_mem_usage 238268 # Number of bytes of host memory used
+host_seconds 391.30 # Real time elapsed on the host
sim_insts 272739291 # Number of instructions simulated
sim_ops 348687131 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 437312 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 167040 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 0 # Number of bytes written to this memory
-system.physmem.num_reads 6833 # Number of read requests responded to by this memory
-system.physmem.num_writes 0 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 831622 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 317654 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total 831622 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 167040 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 270272 # Number of bytes read from this memory
+system.physmem.bytes_read::total 437312 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 167040 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 167040 # Number of instructions bytes read from this memory
+system.physmem.num_reads::cpu.inst 2610 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 4223 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 6833 # Number of read requests responded to by this memory
+system.physmem.bw_read::cpu.inst 317654 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 513967 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 831622 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 317654 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 317654 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 317654 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 513967 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 831622 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -119,11 +126,17 @@ system.cpu.icache.demand_accesses::total 348660359 # nu
system.cpu.icache.overall_accesses::cpu.inst 348660359 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 348660359 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000045 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000045 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000045 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000045 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000045 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000045 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21025.572005 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 21025.572005 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 21025.572005 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 21025.572005 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 21025.572005 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 21025.572005 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -145,11 +158,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 281253000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 281253000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 281253000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000045 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000045 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000045 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000045 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000045 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000045 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18025.572005 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18025.572005 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18025.572005 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 18025.572005 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18025.572005 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 18025.572005 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1332 # number of replacements
system.cpu.dcache.tagsinuse 3078.396238 # Cycle average of tags in use
@@ -201,13 +220,21 @@ system.cpu.dcache.demand_accesses::total 176624288 # nu
system.cpu.dcache.overall_accesses::cpu.data 176624288 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 176624288 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000017 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000017 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000035 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000035 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000025 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000025 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000025 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000025 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 49749.688667 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 49749.688667 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55766.016713 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 55766.016713 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53608.307280 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 53608.307280 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53608.307280 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 53608.307280 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -235,13 +262,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 226624000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 226624000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 226624000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000017 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000017 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000035 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000025 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000025 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000025 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000025 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 46749.688667 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46749.688667 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52766.016713 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52766.016713 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 50608.307280 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 50608.307280 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 50608.307280 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 50608.307280 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 48 # number of replacements
system.cpu.l2cache.tagsinuse 3475.672922 # Cycle average of tags in use
@@ -306,18 +341,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 4478
system.cpu.l2cache.overall_accesses::total 20081 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.167276 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.851183 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.231100 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.994429 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.994429 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.167276 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.943055 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.340272 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.167276 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.943055 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.340272 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -350,18 +393,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 168920000
system.cpu.l2cache.overall_mshr_miss_latency::total 273320000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.167276 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.851183 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.231100 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.994429 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.994429 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.167276 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.943055 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.340272 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.167276 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.943055 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.340272 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini
index 16e2e58d3..c3e480ad3 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/config.ini
@@ -474,9 +474,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -507,9 +506,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout
index f9974abd8..9147626b9 100755
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:36:56
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 14:24:16
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
index 936c3a0e4..b1e9e0d80 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.645508 # Nu
sim_ticks 645508416000 # Number of ticks simulated
final_tick 645508416000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 101635 # Simulator instruction rate (inst/s)
-host_op_rate 101635 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 35987047 # Simulator tick rate (ticks/s)
-host_mem_usage 222212 # Number of bytes of host memory used
-host_seconds 17937.24 # Real time elapsed on the host
+host_inst_rate 137005 # Simulator instruction rate (inst/s)
+host_op_rate 137005 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 48511232 # Simulator tick rate (ticks/s)
+host_mem_usage 222596 # Number of bytes of host memory used
+host_seconds 13306.37 # Real time elapsed on the host
sim_insts 1823043370 # Number of instructions simulated
sim_ops 1823043370 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 94795136 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 192384 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 4281472 # Number of bytes written to this memory
-system.physmem.num_reads 1481174 # Number of read requests responded to by this memory
-system.physmem.num_writes 66898 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 146853447 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 298035 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 6632713 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 153486160 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 192384 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 94602752 # Number of bytes read from this memory
+system.physmem.bytes_read::total 94795136 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 192384 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 192384 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 4281472 # Number of bytes written to this memory
+system.physmem.bytes_written::total 4281472 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 3006 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 1478168 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1481174 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 66898 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 66898 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 298035 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 146555412 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 146853447 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 298035 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 298035 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 6632713 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 6632713 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 6632713 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 298035 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 146555412 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 153486160 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -358,11 +371,17 @@ system.cpu.icache.demand_accesses::total 402604817 # nu
system.cpu.icache.overall_accesses::cpu.inst 402604817 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 402604817 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000029 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000029 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000029 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000029 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000029 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000029 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16625.867453 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 16625.867453 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 16625.867453 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 16625.867453 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 16625.867453 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 16625.867453 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -390,11 +409,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 123488000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 123488000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 123488000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000025 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000025 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000025 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12139.992135 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12139.992135 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12139.992135 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 12139.992135 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12139.992135 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 12139.992135 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1528059 # number of replacements
system.cpu.dcache.tagsinuse 4095.059846 # Cycle average of tags in use
@@ -446,15 +471,25 @@ system.cpu.dcache.demand_accesses::total 669730731 # nu
system.cpu.dcache.overall_accesses::cpu.data 669730731 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 669730731 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004202 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.004202 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002618 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.002618 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.040000 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.040000 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.003704 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.003704 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.003704 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.003704 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 37072.672706 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 37072.672706 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37825.941679 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 37825.941679 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 29250 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 29250 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 37240.290883 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 37240.290883 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 37240.290883 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 37240.290883 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 99000 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 23000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 16 # number of cycles access was blocked
@@ -496,15 +531,25 @@ system.cpu.dcache.demand_mshr_miss_latency::total 52483443500
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 52483443500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 52483443500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003182 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003182 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000340 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000340 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.020000 # mshr miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.020000 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002288 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.002288 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002288 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.002288 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34227.205505 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34227.205505 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34815.073180 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34815.073180 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 35000 # average LoadLockedReq mshr miss latency
+system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35000 # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34254.679034 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 34254.679034 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34254.679034 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 34254.679034 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 1480784 # number of replacements
system.cpu.l2cache.tagsinuse 31940.343129 # Cycle average of tags in use
@@ -569,18 +614,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 1532155
system.cpu.l2cache.overall_accesses::total 1542327 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.295517 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.966291 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.961652 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.933607 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.933607 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.295517 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.964764 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.960350 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.295517 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.964764 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.960350 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34318.196939 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34338.522573 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34338.479372 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 35134.764398 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 35134.764398 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34318.196939 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34374.532529 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34374.418198 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34318.196939 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34374.532529 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34374.418198 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 40500 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 11 # number of cycles access was blocked
@@ -615,18 +668,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 45899201500
system.cpu.l2cache.overall_mshr_miss_latency::total 45992673500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.295517 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.966291 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.961652 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.933607 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.933607 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.295517 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.964764 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.960350 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.295517 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.964764 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.960350 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31095.143047 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31000.637348 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31000.838210 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 32123.320868 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 32123.320868 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31095.143047 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31051.410597 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31051.499351 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31095.143047 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31051.410597 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31051.499351 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/config.ini b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/config.ini
index eadae54f6..aa91216e8 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/config.ini
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/config.ini
@@ -94,9 +94,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simerr b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simerr
index ca52b457d..1c6544a2e 100755
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simerr
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simerr
@@ -1,3 +1,4 @@
+warn: CoherentBus system.membus has no snooping ports attached!
warn: Sockets disabled, not accepting gdb connections
warn: Prefetch instructions in Alpha do not do anything
warn: Prefetch instructions in Alpha do not do anything
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simout b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simout
index 3888b9787..073913775 100755
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simout
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:37:09
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 14:31:15
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/simple-atomic -re tests/run.py build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/stats.txt
index 271502b93..8a7012f1d 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 1.004711 # Nu
sim_ticks 1004710587000 # Number of ticks simulated
final_tick 1004710587000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 2020056 # Simulator instruction rate (inst/s)
-host_op_rate 2020056 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1010246097 # Simulator tick rate (ticks/s)
-host_mem_usage 211516 # Number of bytes of host memory used
-host_seconds 994.52 # Real time elapsed on the host
+host_inst_rate 3539563 # Simulator instruction rate (inst/s)
+host_op_rate 3539563 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1770163280 # Simulator tick rate (ticks/s)
+host_mem_usage 211940 # Number of bytes of host memory used
+host_seconds 567.58 # Real time elapsed on the host
sim_insts 2008987605 # Number of instructions simulated
sim_ops 2008987605 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 11607100996 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 8037684280 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 1586125963 # Number of bytes written to this memory
-system.physmem.num_reads 2520491096 # Number of read requests responded to by this memory
-system.physmem.num_writes 210794896 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 11552681087 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7999999586 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 1578689409 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 13131370496 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 8037684280 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 3569416716 # Number of bytes read from this memory
+system.physmem.bytes_read::total 11607100996 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 8037684280 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 8037684280 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 1586125963 # Number of bytes written to this memory
+system.physmem.bytes_written::total 1586125963 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 2009421070 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 511070026 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 2520491096 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 210794896 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 210794896 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7999999586 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 3552681501 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 11552681087 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7999999586 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7999999586 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 1578689409 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 1578689409 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7999999586 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 5131370910 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 13131370496 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/config.ini b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/config.ini
index 4f0c26637..f9460f41a 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/config.ini
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/config.ini
@@ -143,9 +143,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -176,9 +175,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/simout b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/simout
index c1dffe98f..508096573 100755
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/simout
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:36:56
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 14:40:02
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/simple-timing -re tests/run.py build/ALPHA/tests/opt/long/se/40.perlbmk/alpha/tru64/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
index df33397d8..c273e38a0 100644
--- a/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/alpha/tru64/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 2.813468 # Nu
sim_ticks 2813467842000 # Number of ticks simulated
final_tick 2813467842000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 748813 # Simulator instruction rate (inst/s)
-host_op_rate 748813 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1048668721 # Simulator tick rate (ticks/s)
-host_mem_usage 220468 # Number of bytes of host memory used
-host_seconds 2682.89 # Real time elapsed on the host
+host_inst_rate 1483350 # Simulator instruction rate (inst/s)
+host_op_rate 1483350 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2077343480 # Simulator tick rate (ticks/s)
+host_mem_usage 220820 # Number of bytes of host memory used
+host_seconds 1354.36 # Real time elapsed on the host
sim_insts 2008987605 # Number of instructions simulated
sim_ops 2008987605 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 94708160 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 152128 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 4281472 # Number of bytes written to this memory
-system.physmem.num_reads 1479815 # Number of read requests responded to by this memory
-system.physmem.num_writes 66898 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 33662428 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 54071 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 1521777 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 35184206 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 152128 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 94556032 # Number of bytes read from this memory
+system.physmem.bytes_read::total 94708160 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 152128 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 152128 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 4281472 # Number of bytes written to this memory
+system.physmem.bytes_written::total 4281472 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 2377 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 1477438 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1479815 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 66898 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 66898 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 54071 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 33608357 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 33662428 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 54071 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 54071 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 1521777 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 1521777 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 1521777 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 54071 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 33608357 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 35184206 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -110,11 +123,17 @@ system.cpu.icache.demand_accesses::total 2009421071 # nu
system.cpu.icache.overall_accesses::cpu.inst 2009421071 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 2009421071 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000005 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000005 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000005 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000005 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000005 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000005 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23421.857305 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 23421.857305 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 23421.857305 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 23421.857305 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 23421.857305 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 23421.857305 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -136,11 +155,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 216390000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 216390000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 216390000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000005 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000005 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000005 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20421.857305 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20421.857305 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20421.857305 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 20421.857305 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20421.857305 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 20421.857305 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1526048 # number of replacements
system.cpu.dcache.tagsinuse 4095.204626 # Cycle average of tags in use
@@ -184,13 +209,21 @@ system.cpu.dcache.demand_accesses::total 721864922 # nu
system.cpu.dcache.overall_accesses::cpu.data 721864922 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 721864922 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002853 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.002853 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000341 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000341 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.002120 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.002120 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.002120 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.002120 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54628.209454 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 54628.209454 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 53035.273516 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 53035.273516 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54553.304787 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 54553.304787 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54553.304787 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 54553.304787 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -218,13 +251,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 78883980000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 78883980000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 78883980000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002853 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002853 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000341 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000341 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002120 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.002120 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002120 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.002120 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51628.209454 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51628.209454 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50035.273516 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50035.273516 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51553.304787 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 51553.304787 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51553.304787 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 51553.304787 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 1479797 # number of replacements
system.cpu.l2cache.tagsinuse 31929.841726 # Cycle average of tags in use
@@ -289,18 +330,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 1530144
system.cpu.l2cache.overall_accesses::total 1540740 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.224330 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.967338 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.961978 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.929411 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.929411 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.224330 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.965555 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.960457 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.224330 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.965555 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.960457 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -335,18 +384,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 59097520000
system.cpu.l2cache.overall_mshr_miss_latency::total 59192600000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.224330 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.967338 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.961978 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.929411 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.929411 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.224330 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.965555 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.960457 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.224330 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.965555 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.960457 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini
index 046ea4974..d9870188c 100644
--- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/config.ini
@@ -492,9 +492,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -525,9 +524,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/simout b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/simout
index 5fdff30e2..0c5c10637 100755
--- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/simout
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:38:05
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:06:13
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
index 25a59d0b1..81f1da57a 100644
--- a/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/o3-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.735495 # Nu
sim_ticks 735495062500 # Number of ticks simulated
final_tick 735495062500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 70506 # Simulator instruction rate (inst/s)
-host_op_rate 96019 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 37458496 # Simulator tick rate (ticks/s)
-host_mem_usage 237496 # Number of bytes of host memory used
-host_seconds 19634.93 # Real time elapsed on the host
+host_inst_rate 76677 # Simulator instruction rate (inst/s)
+host_op_rate 104424 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 40737062 # Simulator tick rate (ticks/s)
+host_mem_usage 237976 # Number of bytes of host memory used
+host_seconds 18054.69 # Real time elapsed on the host
sim_insts 1384379503 # Number of instructions simulated
sim_ops 1885334256 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 94839680 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 213952 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 4230336 # Number of bytes written to this memory
-system.physmem.num_reads 1481870 # Number of read requests responded to by this memory
-system.physmem.num_writes 66099 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 128946726 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 290895 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 5751685 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 134698411 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 213952 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 94625728 # Number of bytes read from this memory
+system.physmem.bytes_read::total 94839680 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 213952 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 213952 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 4230336 # Number of bytes written to this memory
+system.physmem.bytes_written::total 4230336 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 3343 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 1478527 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1481870 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 66099 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 66099 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 290895 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 128655830 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 128946726 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 290895 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 290895 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 5751685 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 5751685 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 5751685 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 290895 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 128655830 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 134698411 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -369,11 +382,17 @@ system.cpu.icache.demand_accesses::total 414743940 # nu
system.cpu.icache.overall_accesses::cpu.inst 414743940 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 414743940 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000088 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000088 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000088 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000088 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000088 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000088 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 8807.319007 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 8807.319007 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 8807.319007 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 8807.319007 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 8807.319007 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 8807.319007 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -401,11 +420,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 192601000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 192601000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 192601000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000086 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000086 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000086 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000086 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 5391.512471 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 5391.512471 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 5391.512471 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 5391.512471 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 5391.512471 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 5391.512471 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1532415 # number of replacements
system.cpu.dcache.tagsinuse 4094.914319 # Cycle average of tags in use
@@ -461,15 +486,25 @@ system.cpu.dcache.demand_accesses::total 1036122172 # nu
system.cpu.dcache.overall_accesses::cpu.data 1036122172 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 1036122172 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.003120 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.003120 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002965 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.002965 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000228 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000228 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.003078 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.003078 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.003078 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.003078 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33834.598445 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 33834.598445 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34793.690065 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 34793.690065 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38166.666667 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38166.666667 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 34081.493121 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 34081.493121 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 34081.493121 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 34081.493121 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 81500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -507,13 +542,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 52532835500
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 52532835500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 52532835500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001928 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001928 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000280 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000280 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001488 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.001488 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001488 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.001488 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34178.105737 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34178.105737 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 32230.114990 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32230.114990 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34079.965526 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 34079.965526 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34079.965526 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 34079.965526 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 1480284 # number of replacements
system.cpu.l2cache.tagsinuse 31973.508020 # Cycle average of tags in use
@@ -584,19 +627,28 @@ system.cpu.l2cache.overall_accesses::cpu.data 1536511
system.cpu.l2cache.overall_accesses::total 1567287 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.108786 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.964935 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.947305 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.999394 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::total 0.999394 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.908791 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.908791 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.108786 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.962278 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.945519 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.108786 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.962278 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.945519 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34278.972521 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34306.089470 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34306.025346 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34084.322034 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34084.322034 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34278.972521 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34296.178150 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34296.139278 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34278.972521 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34296.178150 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34296.139278 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -644,20 +696,30 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 45931558500
system.cpu.l2cache.overall_mshr_miss_latency::total 46035435500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.108624 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.964919 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.947286 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.999394 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.999394 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.908791 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.908791 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.108624 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.962263 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.945500 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.108624 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.962263 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.945500 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31072.988334 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31068.800104 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31068.809993 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31000 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31000.680993 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31000.680993 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31072.988334 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31065.755647 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31065.771964 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31072.988334 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31065.755647 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31065.771964 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/config.ini b/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/config.ini
index 3c449c83d..73b2ffcd2 100644
--- a/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/config.ini
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/config.ini
@@ -112,9 +112,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/simout b/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/simout
index d0a53e63c..1893c8b1d 100755
--- a/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/simout
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:43:17
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:11:11
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/simple-atomic -re tests/run.py build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/stats.txt
index de6626577..56b9fe676 100644
--- a/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.945613 # Nu
sim_ticks 945613131000 # Number of ticks simulated
final_tick 945613131000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 910891 # Simulator instruction rate (inst/s)
-host_op_rate 1240507 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 622191267 # Simulator tick rate (ticks/s)
-host_mem_usage 225796 # Number of bytes of host memory used
-host_seconds 1519.81 # Real time elapsed on the host
+host_inst_rate 1814541 # Simulator instruction rate (inst/s)
+host_op_rate 2471154 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1239437075 # Simulator tick rate (ticks/s)
+host_mem_usage 226248 # Number of bytes of host memory used
+host_seconds 762.94 # Real time elapsed on the host
sim_insts 1384381614 # Number of instructions simulated
sim_ops 1885336367 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 8025491315 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 5561086040 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 1123958396 # Number of bytes written to this memory
-system.physmem.num_reads 2010616909 # Number of read requests responded to by this memory
-system.physmem.num_writes 276945663 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 8487076852 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 5880931491 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 1188602780 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 9675679632 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 5561086040 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 2464405275 # Number of bytes read from this memory
+system.physmem.bytes_read::total 8025491315 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 5561086040 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 5561086040 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 1123958396 # Number of bytes written to this memory
+system.physmem.bytes_written::total 1123958396 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 1390271510 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 620345399 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 2010616909 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 276945663 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 276945663 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 5880931491 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 2606145361 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 8487076852 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 5880931491 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 5880931491 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 1188602780 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 1188602780 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 5880931491 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 3794748141 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 9675679632 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/config.ini b/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/config.ini
index 68de052dd..1dd9a3ff2 100644
--- a/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/config.ini
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/config.ini
@@ -161,9 +161,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -194,9 +193,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/simout b/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/simout
index d3e913037..579afd945 100755
--- a/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/simout
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:43:48
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:24:05
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/simple-timing -re tests/run.py build/ARM/tests/opt/long/se/40.perlbmk/arm/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/stats.txt
index 6675fca21..4610b3f7b 100644
--- a/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/40.perlbmk/ref/arm/linux/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 2.369902 # Nu
sim_ticks 2369901960000 # Number of ticks simulated
final_tick 2369901960000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 495417 # Simulator instruction rate (inst/s)
-host_op_rate 672068 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 849801430 # Simulator tick rate (ticks/s)
-host_mem_usage 234976 # Number of bytes of host memory used
-host_seconds 2788.77 # Real time elapsed on the host
+host_inst_rate 768078 # Simulator instruction rate (inst/s)
+host_op_rate 1041952 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1317503901 # Simulator tick rate (ticks/s)
+host_mem_usage 235416 # Number of bytes of host memory used
+host_seconds 1798.78 # Real time elapsed on the host
sim_insts 1381604347 # Number of instructions simulated
sim_ops 1874244950 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 94696320 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 144448 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 4230336 # Number of bytes written to this memory
-system.physmem.num_reads 1479630 # Number of read requests responded to by this memory
-system.physmem.num_writes 66099 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 39957906 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 60951 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 1785026 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 41742932 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 144448 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 94551872 # Number of bytes read from this memory
+system.physmem.bytes_read::total 94696320 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 144448 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 144448 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 4230336 # Number of bytes written to this memory
+system.physmem.bytes_written::total 4230336 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 2257 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 1477373 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1479630 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 66099 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 66099 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 60951 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 39896955 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 39957906 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 60951 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 60951 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 1785026 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 1785026 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 1785026 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 60951 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 39896955 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 41742932 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -120,11 +133,17 @@ system.cpu.icache.demand_accesses::total 1390271511 # nu
system.cpu.icache.overall_accesses::cpu.inst 1390271511 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 1390271511 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000014 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000014 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000014 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000014 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000014 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000014 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18786.850477 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 18786.850477 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 18786.850477 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 18786.850477 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 18786.850477 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 18786.850477 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -146,11 +165,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 312627000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 312627000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 312627000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000014 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000014 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000014 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000014 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000014 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000014 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 15786.850477 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15786.850477 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 15786.850477 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 15786.850477 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 15786.850477 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 15786.850477 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1529557 # number of replacements
system.cpu.dcache.tagsinuse 4094.960333 # Cycle average of tags in use
@@ -202,13 +227,21 @@ system.cpu.dcache.demand_accesses::total 897271092 # nu
system.cpu.dcache.overall_accesses::cpu.data 897271092 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 897271092 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002355 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.002355 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000263 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000263 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.001709 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.001709 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.001709 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.001709 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54574.204602 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 54574.204602 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52141.055235 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 52141.055235 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54458.738711 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 54458.738711 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54458.738711 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 54458.738711 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -236,13 +269,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 78919849000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 78919849000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 78919849000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002355 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002355 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000263 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000263 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001709 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.001709 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001709 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.001709 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 51574.204602 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 51574.204602 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49141.055235 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49141.055235 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51458.738711 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 51458.738711 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51458.738711 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 51458.738711 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 1478755 # number of replacements
system.cpu.l2cache.tagsinuse 31934.844118 # Cycle average of tags in use
@@ -307,18 +348,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 1533653
system.cpu.l2cache.overall_accesses::total 1553456 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.113973 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.966052 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.954657 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.908120 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.908120 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.113973 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.963303 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.952476 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.113973 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.963303 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.952476 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -353,18 +402,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 59094920000
system.cpu.l2cache.overall_mshr_miss_latency::total 59185200000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.113973 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.966052 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.954657 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.908120 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.908120 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.113973 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.963303 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.952476 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.113973 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.963303 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.952476 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/config.ini b/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/config.ini
index 558bb295e..738c09057 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/config.ini
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/config.ini
@@ -176,9 +176,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -209,9 +208,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/simout b/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/simout
index 32687c68b..91ee744be 100755
--- a/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/simout
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:37:07
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 14:25:13
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/inorder-timing -re tests/run.py build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/inorder-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt
index bbfd1b81d..0593fb6f2 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/inorder-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.047233 # Nu
sim_ticks 47232621500 # Number of ticks simulated
final_tick 47232621500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 62283 # Simulator instruction rate (inst/s)
-host_op_rate 62283 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 33300358 # Simulator tick rate (ticks/s)
-host_mem_usage 223148 # Number of bytes of host memory used
-host_seconds 1418.38 # Real time elapsed on the host
+host_inst_rate 102058 # Simulator instruction rate (inst/s)
+host_op_rate 102058 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 54566702 # Simulator tick rate (ticks/s)
+host_mem_usage 223484 # Number of bytes of host memory used
+host_seconds 865.59 # Real time elapsed on the host
sim_insts 88340673 # Number of instructions simulated
sim_ops 88340673 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 11167232 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 602240 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 7713024 # Number of bytes written to this memory
-system.physmem.num_reads 174488 # Number of read requests responded to by this memory
-system.physmem.num_writes 120516 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 236430493 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 12750510 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 163298664 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 399729158 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 602240 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 10564992 # Number of bytes read from this memory
+system.physmem.bytes_read::total 11167232 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 602240 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 602240 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 7713024 # Number of bytes written to this memory
+system.physmem.bytes_written::total 7713024 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 9410 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 165078 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 174488 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 120516 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 120516 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 12750510 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 223679984 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 236430493 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 12750510 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 12750510 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 163298664 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 163298664 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 163298664 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 12750510 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 223679984 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 399729158 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -156,11 +169,17 @@ system.cpu.icache.demand_accesses::total 12477840 # nu
system.cpu.icache.overall_accesses::cpu.inst 12477840 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 12477840 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.009478 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.009478 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.009478 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.009478 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.009478 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.009478 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 17668.535383 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 17668.535383 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 17668.535383 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 17668.535383 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 17668.535383 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 17668.535383 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 1485500 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -188,11 +207,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 1366128500
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 1366128500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 1366128500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.007001 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.007001 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.007001 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.007001 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.007001 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.007001 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 15638.633866 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15638.633866 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 15638.633866 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 15638.633866 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 15638.633866 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 15638.633866 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 200251 # number of replacements
system.cpu.dcache.tagsinuse 4073.126583 # Cycle average of tags in use
@@ -236,13 +261,21 @@ system.cpu.dcache.demand_accesses::total 34890015 # nu
system.cpu.dcache.overall_accesses::cpu.data 34890015 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 34890015 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004744 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.004744 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.045700 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.045700 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.021898 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.021898 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.021898 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.021898 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43236.445110 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 43236.445110 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52900.510754 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 52900.510754 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51683.893332 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 51683.893332 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51683.893332 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 51683.893332 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 6329431500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -278,13 +311,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 9343358000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9343358000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 9343358000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002997 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002997 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009825 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009825 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005857 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.005857 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005857 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.005857 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34375.170734 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34375.170734 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50525.713888 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50525.713888 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45723.000582 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 45723.000582 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45723.000582 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 45723.000582 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 148111 # number of replacements
system.cpu.l2cache.tagsinuse 18671.690365 # Cycle average of tags in use
@@ -349,18 +390,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 204347
system.cpu.l2cache.overall_accesses::total 291703 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.107720 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.554303 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.290591 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.914655 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.914655 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.107720 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.807832 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.598170 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.107720 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.807832 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.598170 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52286.184910 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52204.508905 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52222.387643 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52124.547529 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52124.547529 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52286.184910 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52140.812222 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52148.652056 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52286.184910 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52140.812222 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52148.652056 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -395,18 +444,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6606216500
system.cpu.l2cache.overall_mshr_miss_latency::total 6983345000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.107720 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.554303 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.290591 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.914655 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.914655 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.107720 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.807832 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.598170 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.107720 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.807832 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.598170 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40077.417641 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40010.244803 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40024.948823 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40020.931559 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40020.931559 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40077.417641 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40018.757799 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40021.921278 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40077.417641 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40018.757799 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40021.921278 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/config.ini
index e450ba18e..51735fdde 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/config.ini
@@ -474,9 +474,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -507,9 +506,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/simout b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/simout
index 9cfde6f31..331fe5e75 100755
--- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:40:56
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 14:07:55
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
index 451be5b16..f6437b65f 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.021303 # Nu
sim_ticks 21302882000 # Number of ticks simulated
final_tick 21302882000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 93477 # Simulator instruction rate (inst/s)
-host_op_rate 93477 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 25019246 # Simulator tick rate (ticks/s)
-host_mem_usage 224368 # Number of bytes of host memory used
-host_seconds 851.46 # Real time elapsed on the host
+host_inst_rate 166406 # Simulator instruction rate (inst/s)
+host_op_rate 166406 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 44538843 # Simulator tick rate (ticks/s)
+host_mem_usage 224724 # Number of bytes of host memory used
+host_seconds 478.30 # Real time elapsed on the host
sim_insts 79591756 # Number of instructions simulated
sim_ops 79591756 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 11250368 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 658624 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 7713792 # Number of bytes written to this memory
-system.physmem.num_reads 175787 # Number of read requests responded to by this memory
-system.physmem.num_writes 120528 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 528114834 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 30917131 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 362100865 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 890215699 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 658624 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 10591744 # Number of bytes read from this memory
+system.physmem.bytes_read::total 11250368 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 658624 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 658624 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 7713792 # Number of bytes written to this memory
+system.physmem.bytes_written::total 7713792 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 10291 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 165496 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 175787 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 120528 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 120528 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 30917131 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 497197703 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 528114834 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 30917131 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 30917131 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 362100865 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 362100865 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 362100865 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 30917131 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 497197703 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 890215699 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -358,11 +371,17 @@ system.cpu.icache.demand_accesses::total 14242802 # nu
system.cpu.icache.overall_accesses::cpu.inst 14242802 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 14242802 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.007146 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.007146 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.007146 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.007146 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.007146 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.007146 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 9476.533640 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 9476.533640 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 9476.533640 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 9476.533640 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 9476.533640 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 9476.533640 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -390,11 +409,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 566036000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 566036000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 566036000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.006805 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.006805 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.006805 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.006805 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.006805 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.006805 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 5839.757346 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 5839.757346 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 5839.757346 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 5839.757346 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 5839.757346 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 5839.757346 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 201683 # number of replacements
system.cpu.dcache.tagsinuse 4076.258401 # Cycle average of tags in use
@@ -442,13 +467,21 @@ system.cpu.dcache.demand_accesses::total 35702699 # nu
system.cpu.dcache.overall_accesses::cpu.data 35702699 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 35702699 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.012223 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.012223 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.070840 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.070840 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.036216 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.036216 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.036216 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.036216 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32116.383223 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 32116.383223 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 32865.120027 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 32865.120027 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 32715.845767 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 32715.845767 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 32715.845767 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 32715.845767 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 96500 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 15 # number of cycles access was blocked
@@ -484,13 +517,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 6017733500
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6017733500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 6017733500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002957 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002957 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009815 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009815 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005764 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.005764 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005764 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.005764 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 20560.343860 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20560.343860 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33018.486627 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33018.486627 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 29243.671609 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 29243.671609 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 29243.671609 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 29243.671609 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 149461 # number of replacements
system.cpu.l2cache.tagsinuse 18973.137542 # Cycle average of tags in use
@@ -555,18 +596,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 205779
system.cpu.l2cache.overall_accesses::total 302707 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.106172 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.546932 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.278702 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.916086 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.916086 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.106172 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.804241 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.580717 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.106172 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.804241 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.580717 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34320.425615 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34445.218335 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34416.287452 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34438.666788 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34438.666788 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34320.425615 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34440.016677 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34433.015524 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34320.425615 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34440.016677 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34433.015524 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 29000 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 11 # number of cycles access was blocked
@@ -601,18 +650,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5176426000
system.cpu.l2cache.overall_mshr_miss_latency::total 5496333000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.106172 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.546932 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.278702 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.916086 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.916086 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.106172 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.804241 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.580717 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.106172 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.804241 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.580717 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31086.094646 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31035.147658 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31046.958774 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31341.343410 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31341.343410 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31086.094646 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31278.254459 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31267.004955 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31086.094646 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31278.254459 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31267.004955 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/config.ini b/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/config.ini
index a0b57617c..06c6ef199 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/config.ini
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/config.ini
@@ -94,9 +94,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/simerr b/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/simerr
index 1b49765a7..1ed796979 100755
--- a/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/simerr
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/simerr
@@ -1,3 +1,4 @@
+warn: CoherentBus system.membus has no snooping ports attached!
warn: Sockets disabled, not accepting gdb connections
warn: Prefetch instructions in Alpha do not do anything
warn: Prefetch instructions in Alpha do not do anything
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/simout b/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/simout
index fc113b45a..dd92eb188 100755
--- a/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/simout
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:36:56
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 14:30:37
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/simple-atomic -re tests/run.py build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/stats.txt
index d588d935b..4ae9b05ab 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.044221 # Nu
sim_ticks 44221003000 # Number of ticks simulated
final_tick 44221003000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 2035147 # Simulator instruction rate (inst/s)
-host_op_rate 2035146 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1018739452 # Simulator tick rate (ticks/s)
-host_mem_usage 213644 # Number of bytes of host memory used
-host_seconds 43.41 # Real time elapsed on the host
+host_inst_rate 3187268 # Simulator instruction rate (inst/s)
+host_op_rate 3187266 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1595460185 # Simulator tick rate (ticks/s)
+host_mem_usage 214012 # Number of bytes of host memory used
+host_seconds 27.72 # Real time elapsed on the host
sim_insts 88340673 # Number of instructions simulated
sim_ops 88340673 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 480454939 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 353752292 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 91652896 # Number of bytes written to this memory
-system.physmem.num_reads 108714711 # Number of read requests responded to by this memory
-system.physmem.num_writes 14613377 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 10864858470 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7999644241 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 2072610067 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 12937468537 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 353752292 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 126702647 # Number of bytes read from this memory
+system.physmem.bytes_read::total 480454939 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 353752292 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 353752292 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 91652896 # Number of bytes written to this memory
+system.physmem.bytes_written::total 91652896 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 88438073 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 20276638 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 108714711 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 14613377 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 14613377 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7999644241 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 2865214229 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 10864858470 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7999644241 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7999644241 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 2072610067 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 2072610067 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7999644241 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 4937824296 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 12937468537 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/config.ini b/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/config.ini
index 7a34ec0b9..92307a506 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/config.ini
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/config.ini
@@ -143,9 +143,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -176,9 +175,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/simout b/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/simout
index 10d7a3f16..8571fc6fb 100755
--- a/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/simout
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:41:54
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 14:21:00
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/simple-timing -re tests/run.py build/ALPHA/tests/opt/long/se/50.vortex/alpha/tru64/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt
index 106052dbf..026fc581b 100644
--- a/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/alpha/tru64/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.134277 # Nu
sim_ticks 134276988000 # Number of ticks simulated
final_tick 134276988000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 721996 # Simulator instruction rate (inst/s)
-host_op_rate 721996 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1097426166 # Simulator tick rate (ticks/s)
-host_mem_usage 222532 # Number of bytes of host memory used
-host_seconds 122.36 # Real time elapsed on the host
+host_inst_rate 1431789 # Simulator instruction rate (inst/s)
+host_op_rate 1431788 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2176303972 # Simulator tick rate (ticks/s)
+host_mem_usage 222880 # Number of bytes of host memory used
+host_seconds 61.70 # Real time elapsed on the host
sim_insts 88340673 # Number of instructions simulated
sim_ops 88340673 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 11121920 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 558272 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 7712384 # Number of bytes written to this memory
-system.physmem.num_reads 173780 # Number of read requests responded to by this memory
-system.physmem.num_writes 120506 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 82828191 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 4157615 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 57436379 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 140264570 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 558272 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 10563648 # Number of bytes read from this memory
+system.physmem.bytes_read::total 11121920 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 558272 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 558272 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 7712384 # Number of bytes written to this memory
+system.physmem.bytes_written::total 7712384 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 8723 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 165057 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 173780 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 120506 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 120506 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 4157615 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 78670576 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 82828191 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 4157615 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 4157615 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 57436379 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 57436379 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 57436379 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 4157615 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 78670576 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 140264570 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -110,11 +123,17 @@ system.cpu.icache.demand_accesses::total 88438074 # nu
system.cpu.icache.overall_accesses::cpu.inst 88438074 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 88438074 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000864 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000864 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000864 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000864 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000864 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000864 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18793.107960 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 18793.107960 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 18793.107960 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 18793.107960 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 18793.107960 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 18793.107960 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -136,11 +155,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 1207162000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 1207162000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 1207162000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000864 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000864 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000864 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000864 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000864 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000864 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 15793.107960 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 15793.107960 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 15793.107960 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 15793.107960 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 15793.107960 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 15793.107960 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 200248 # number of replacements
system.cpu.dcache.tagsinuse 4078.858373 # Cycle average of tags in use
@@ -184,13 +209,21 @@ system.cpu.dcache.demand_accesses::total 34890015 # nu
system.cpu.dcache.overall_accesses::cpu.data 34890015 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 34890015 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002997 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.002997 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.009825 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.009825 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.005857 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.005857 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.005857 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.005857 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 37208.307277 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 37208.307277 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 52460.753040 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 52460.753040 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 47925.116470 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 47925.116470 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 47925.116470 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 47925.116470 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -218,13 +251,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 9180178000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9180178000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 9180178000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002997 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002997 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009825 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009825 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005857 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.005857 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005857 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.005857 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34208.307277 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34208.307277 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49460.753040 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49460.753040 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 44925.116470 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 44925.116470 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 44925.116470 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 44925.116470 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 147405 # number of replacements
system.cpu.l2cache.tagsinuse 18614.813333 # Cycle average of tags in use
@@ -289,18 +330,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 204344
system.cpu.l2cache.overall_accesses::total 280780 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.114122 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.552579 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.308312 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.915732 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.915732 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.114122 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.807741 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.618919 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.114122 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.807741 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.618919 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -335,18 +384,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6602280000
system.cpu.l2cache.overall_mshr_miss_latency::total 6951200000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.114122 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.552579 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.308312 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.915732 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.915732 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.114122 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.807741 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.618919 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.114122 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.807741 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.618919 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/config.ini b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/config.ini
index 9b36bf976..566c57286 100644
--- a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/config.ini
+++ b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/config.ini
@@ -492,9 +492,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -525,9 +524,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/simout b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/simout
index f9f6b3025..cb33c4c0f 100755
--- a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/simout
+++ b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:44:00
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:32:39
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/50.vortex/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/50.vortex/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
index d1da91b90..826f949e8 100644
--- a/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/arm/linux/o3-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.024561 # Nu
sim_ticks 24560764000 # Number of ticks simulated
final_tick 24560764000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 54926 # Simulator instruction rate (inst/s)
-host_op_rate 77943 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 19021903 # Simulator tick rate (ticks/s)
-host_mem_usage 240316 # Number of bytes of host memory used
-host_seconds 1291.18 # Real time elapsed on the host
+host_inst_rate 104807 # Simulator instruction rate (inst/s)
+host_op_rate 148726 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 36296181 # Simulator tick rate (ticks/s)
+host_mem_usage 240672 # Number of bytes of host memory used
+host_seconds 676.68 # Real time elapsed on the host
sim_insts 70920072 # Number of instructions simulated
sim_ops 100639320 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 8687232 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 367552 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 5661632 # Number of bytes written to this memory
-system.physmem.num_reads 135738 # Number of read requests responded to by this memory
-system.physmem.num_writes 88463 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 353703655 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 14965007 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 230515305 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 584218960 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 367552 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 8319680 # Number of bytes read from this memory
+system.physmem.bytes_read::total 8687232 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 367552 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 367552 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 5661632 # Number of bytes written to this memory
+system.physmem.bytes_written::total 5661632 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 5743 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 129995 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 135738 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 88463 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 88463 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 14965007 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 338738648 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 353703655 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 14965007 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 14965007 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 230515305 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 230515305 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 230515305 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 14965007 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 338738648 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 584218960 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -369,11 +382,17 @@ system.cpu.icache.demand_accesses::total 12432222 # nu
system.cpu.icache.overall_accesses::cpu.inst 12432222 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 12432222 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.002824 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.002824 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.002824 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.002824 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.002824 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.002824 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 11568.616839 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 11568.616839 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 11568.616839 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 11568.616839 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 11568.616839 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 11568.616839 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -401,11 +420,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 268782500
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 268782500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 268782500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.002705 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.002705 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.002705 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.002705 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.002705 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.002705 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 7991.392638 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 7991.392638 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 7991.392638 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 7991.392638 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 7991.392638 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 7991.392638 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 158907 # number of replacements
system.cpu.dcache.tagsinuse 4070.754102 # Cycle average of tags in use
@@ -461,15 +486,25 @@ system.cpu.dcache.demand_accesses::total 46353396 # nu
system.cpu.dcache.overall_accesses::cpu.data 46353396 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 46353396 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004158 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.004158 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.077587 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.077587 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.001779 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.001779 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.035602 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.035602 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.035602 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.035602 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22097.370069 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 22097.370069 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34105.131348 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 34105.131348 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 12142.857143 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12142.857143 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 33303.352734 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 33303.352734 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 33303.352734 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 33303.352734 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 203500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -507,13 +542,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 4716431500
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4716431500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4716431500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002117 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002117 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005388 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005388 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003518 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.003518 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.003518 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.003518 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18700.810763 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18700.810763 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34284.263770 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34284.263770 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 28921.500273 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 28921.500273 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 28921.500273 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 28921.500273 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 115487 # number of replacements
system.cpu.l2cache.tagsinuse 18346.494934 # Cycle average of tags in use
@@ -586,20 +629,30 @@ system.cpu.l2cache.overall_accesses::cpu.data 163003
system.cpu.l2cache.overall_accesses::total 196558 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.171927 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.489855 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.370843 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.851351 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::total 0.851351 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.959483 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.959483 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.171927 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.797899 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.691038 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.171927 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.797899 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.691038 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34232.535968 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34238.943690 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34237.831659 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 547.619048 # average UpgradeReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 547.619048 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34314.620761 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34314.620761 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34232.535968 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34298.635245 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34295.827842 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34232.535968 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34298.635245 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34295.827842 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -647,20 +700,30 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 4047027000
system.cpu.l2cache.overall_mshr_miss_latency::total 4225466000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.171152 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.488696 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.369828 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.851351 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.851351 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.959483 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.959483 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.171152 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.797501 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.690575 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.171152 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.797501 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.690575 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31070.694759 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31086.088004 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31083.421315 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31031.746032 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31031.746032 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31144.487118 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31144.487118 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31070.694759 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31132.174314 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31129.573148 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31070.694759 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31132.174314 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31129.573148 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/50.vortex/ref/arm/linux/simple-atomic/config.ini b/tests/long/se/50.vortex/ref/arm/linux/simple-atomic/config.ini
index 40b740299..311edc8c7 100644
--- a/tests/long/se/50.vortex/ref/arm/linux/simple-atomic/config.ini
+++ b/tests/long/se/50.vortex/ref/arm/linux/simple-atomic/config.ini
@@ -112,9 +112,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/50.vortex/ref/arm/linux/simple-atomic/simout b/tests/long/se/50.vortex/ref/arm/linux/simple-atomic/simout
index 6e02c2f67..f1623eafd 100755
--- a/tests/long/se/50.vortex/ref/arm/linux/simple-atomic/simout
+++ b/tests/long/se/50.vortex/ref/arm/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:44:19
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:34:04
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/50.vortex/arm/linux/simple-atomic -re tests/run.py build/ARM/tests/opt/long/se/50.vortex/arm/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/50.vortex/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/50.vortex/ref/arm/linux/simple-atomic/stats.txt
index 015123589..b5b6453b4 100644
--- a/tests/long/se/50.vortex/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/50.vortex/ref/arm/linux/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.053932 # Nu
sim_ticks 53932162000 # Number of ticks simulated
final_tick 53932162000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 956394 # Simulator instruction rate (inst/s)
-host_op_rate 1357212 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 727373394 # Simulator tick rate (ticks/s)
-host_mem_usage 228240 # Number of bytes of host memory used
-host_seconds 74.15 # Real time elapsed on the host
+host_inst_rate 1760373 # Simulator instruction rate (inst/s)
+host_op_rate 2498132 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1338828629 # Simulator tick rate (ticks/s)
+host_mem_usage 228700 # Number of bytes of host memory used
+host_seconds 40.28 # Real time elapsed on the host
sim_insts 70913189 # Number of instructions simulated
sim_ops 100632437 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 419153654 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 312580308 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 78660211 # Number of bytes written to this memory
-system.physmem.num_reads 105301330 # Number of read requests responded to by this memory
-system.physmem.num_writes 19865820 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 7771868185 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 5795805256 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 1458502832 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 9230371017 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 312580308 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 106573346 # Number of bytes read from this memory
+system.physmem.bytes_read::total 419153654 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 312580308 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 312580308 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 78660211 # Number of bytes written to this memory
+system.physmem.bytes_written::total 78660211 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 78145077 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 27156253 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 105301330 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 19865820 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 19865820 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 5795805256 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1976062929 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 7771868185 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 5795805256 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 5795805256 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 1458502832 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 1458502832 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 5795805256 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 3434565761 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 9230371017 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
diff --git a/tests/long/se/50.vortex/ref/arm/linux/simple-timing/config.ini b/tests/long/se/50.vortex/ref/arm/linux/simple-timing/config.ini
index 6148c904a..678b8b9b7 100644
--- a/tests/long/se/50.vortex/ref/arm/linux/simple-timing/config.ini
+++ b/tests/long/se/50.vortex/ref/arm/linux/simple-timing/config.ini
@@ -161,9 +161,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -194,9 +193,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/50.vortex/ref/arm/linux/simple-timing/simout b/tests/long/se/50.vortex/ref/arm/linux/simple-timing/simout
index c236a6c17..d480c9ad1 100755
--- a/tests/long/se/50.vortex/ref/arm/linux/simple-timing/simout
+++ b/tests/long/se/50.vortex/ref/arm/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:45:44
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:34:55
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/50.vortex/arm/linux/simple-timing -re tests/run.py build/ARM/tests/opt/long/se/50.vortex/arm/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
index f30f52adf..f1e03b8eb 100644
--- a/tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/arm/linux/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.133117 # Nu
sim_ticks 133117442000 # Number of ticks simulated
final_tick 133117442000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 457869 # Simulator instruction rate (inst/s)
-host_op_rate 649270 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 866095863 # Simulator tick rate (ticks/s)
-host_mem_usage 237424 # Number of bytes of host memory used
-host_seconds 153.70 # Real time elapsed on the host
+host_inst_rate 828989 # Simulator instruction rate (inst/s)
+host_op_rate 1175527 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1568098699 # Simulator tick rate (ticks/s)
+host_mem_usage 237868 # Number of bytes of host memory used
+host_seconds 84.89 # Real time elapsed on the host
sim_insts 70373636 # Number of instructions simulated
sim_ops 99791663 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 8570688 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 294208 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 5660736 # Number of bytes written to this memory
-system.physmem.num_reads 133917 # Number of read requests responded to by this memory
-system.physmem.num_writes 88449 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 64384410 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 2210139 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 42524375 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 106908785 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 294208 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 8276480 # Number of bytes read from this memory
+system.physmem.bytes_read::total 8570688 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 294208 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 294208 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 5660736 # Number of bytes written to this memory
+system.physmem.bytes_written::total 5660736 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 4597 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 129320 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 133917 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 88449 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 88449 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 2210139 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 62174272 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 64384410 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 2210139 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 2210139 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 42524375 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 42524375 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 42524375 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 2210139 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 62174272 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 106908785 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -120,11 +133,17 @@ system.cpu.icache.demand_accesses::total 78145078 # nu
system.cpu.icache.overall_accesses::cpu.inst 78145078 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 78145078 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000242 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000242 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000242 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000242 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000242 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000242 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 24211.233340 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 24211.233340 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 24211.233340 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 24211.233340 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 24211.233340 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 24211.233340 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -146,11 +165,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 401062000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 401062000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 401062000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000242 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000242 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000242 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000242 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000242 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000242 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 21211.233340 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21211.233340 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 21211.233340 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 21211.233340 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 21211.233340 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 21211.233340 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 155902 # number of replacements
system.cpu.dcache.tagsinuse 4076.934010 # Cycle average of tags in use
@@ -202,13 +227,21 @@ system.cpu.dcache.demand_accesses::total 46990235 # nu
system.cpu.dcache.overall_accesses::cpu.data 46990235 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 46990235 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.001952 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.001952 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.005392 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.005392 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.003405 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.003405 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.003405 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.003405 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35166.521920 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 35166.521920 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54271.451529 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 54271.451529 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 47946.924337 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 47946.924337 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 47946.924337 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 47946.924337 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -236,13 +269,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 7191418000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7191418000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 7191418000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001952 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001952 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005392 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005392 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003405 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.003405 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.003405 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.003405 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32166.521920 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32166.521920 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51271.451529 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51271.451529 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 44946.924337 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 44946.924337 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 44946.924337 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 44946.924337 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 113660 # number of replacements
system.cpu.l2cache.tagsinuse 18191.621028 # Cycle average of tags in use
@@ -307,18 +348,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 159998
system.cpu.l2cache.overall_accesses::total 178906 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.243125 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.503965 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.435345 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.958844 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.958844 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.243125 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.808260 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.748533 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.243125 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.808260 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.748533 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -353,18 +402,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5172800000
system.cpu.l2cache.overall_mshr_miss_latency::total 5356680000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.243125 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.503965 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.435345 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.958844 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.958844 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.243125 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.808260 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.748533 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.243125 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.808260 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.748533 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/config.ini b/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/config.ini
index 31ea2a719..49574e0d6 100644
--- a/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/config.ini
+++ b/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/config.ini
@@ -94,9 +94,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/simerr b/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/simerr
index bb51748c6..401e0da87 100755
--- a/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/simerr
+++ b/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/simerr
@@ -1,3 +1,4 @@
+warn: CoherentBus system.membus has no snooping ports attached!
warn: Sockets disabled, not accepting gdb connections
warn: ignoring syscall time(4026528248, 4026527848, ...)
warn: ignoring syscall time(1375098, 4026527400, ...)
diff --git a/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/simout b/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/simout
index 3e58ac7a5..ea448ddba 100755
--- a/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/simout
+++ b/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:05:42
-gem5 started May 8 2012 15:45:58
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:01:47
+gem5 started Jun 4 2012 14:58:33
+gem5 executing on zizzer
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/se/50.vortex/sparc/linux/simple-atomic -re tests/run.py build/SPARC/tests/opt/long/se/50.vortex/sparc/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt b/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt
index 7d80c12bc..158c6976f 100644
--- a/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt
+++ b/tests/long/se/50.vortex/ref/sparc/linux/simple-atomic/stats.txt
@@ -4,23 +4,37 @@ sim_seconds 0.068149 # Nu
sim_ticks 68148678500 # Number of ticks simulated
final_tick 68148678500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1477309 # Simulator instruction rate (inst/s)
-host_op_rate 1496437 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 749087650 # Simulator tick rate (ticks/s)
-host_mem_usage 221876 # Number of bytes of host memory used
-host_seconds 90.98 # Real time elapsed on the host
+host_inst_rate 2876458 # Simulator instruction rate (inst/s)
+host_op_rate 2913702 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1458542737 # Simulator tick rate (ticks/s)
+host_mem_usage 222372 # Number of bytes of host memory used
+host_seconds 46.72 # Real time elapsed on the host
sim_insts 134398975 # Number of instructions simulated
sim_ops 136139203 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 685773693 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 538214332 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 89882950 # Number of bytes written to this memory
-system.physmem.num_reads 171784884 # Number of read requests responded to by this memory
-system.physmem.num_writes 20864304 # Number of write requests responded to by this memory
-system.physmem.num_other 15916 # Number of other requests responded to by this memory
-system.physmem.bw_read 10062905226 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7897648844 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 1318924328 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 11381829554 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 538214332 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 147559361 # Number of bytes read from this memory
+system.physmem.bytes_read::total 685773693 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 538214332 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 538214332 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 89882950 # Number of bytes written to this memory
+system.physmem.bytes_written::total 89882950 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 134553583 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 37231301 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 171784884 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 20864304 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 20864304 # Number of write requests responded to by this memory
+system.physmem.num_other::cpu.data 15916 # Number of other requests responded to by this memory
+system.physmem.num_other::total 15916 # Number of other requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7897648844 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 2165256381 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 10062905226 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7897648844 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7897648844 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 1318924328 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 1318924328 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7897648844 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 3484180709 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 11381829554 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 1946 # Number of system calls
system.cpu.numCycles 136297358 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
diff --git a/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/config.ini b/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/config.ini
index 29c16b40d..3ca0a8939 100644
--- a/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/config.ini
+++ b/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/config.ini
@@ -143,9 +143,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -176,9 +175,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/simout b/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/simout
index e764a6213..f3517e2c4 100755
--- a/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/simout
+++ b/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:05:42
-gem5 started May 8 2012 15:46:17
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:01:47
+gem5 started Jun 4 2012 14:59:31
+gem5 executing on zizzer
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/se/50.vortex/sparc/linux/simple-timing -re tests/run.py build/SPARC/tests/opt/long/se/50.vortex/sparc/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt b/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt
index 3a7d1778b..3b1cc6fcd 100644
--- a/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/long/se/50.vortex/ref/sparc/linux/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.202942 # Nu
sim_ticks 202941992000 # Number of ticks simulated
final_tick 202941992000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 667455 # Simulator instruction rate (inst/s)
-host_op_rate 676097 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1007854644 # Simulator tick rate (ticks/s)
-host_mem_usage 230768 # Number of bytes of host memory used
-host_seconds 201.36 # Real time elapsed on the host
+host_inst_rate 1325068 # Simulator instruction rate (inst/s)
+host_op_rate 1342225 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2000847198 # Simulator tick rate (ticks/s)
+host_mem_usage 231252 # Number of bytes of host memory used
+host_seconds 101.43 # Real time elapsed on the host
sim_insts 134398975 # Number of instructions simulated
sim_ops 136139203 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 8970304 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 835264 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 5584960 # Number of bytes written to this memory
-system.physmem.num_reads 140161 # Number of read requests responded to by this memory
-system.physmem.num_writes 87265 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 44201320 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 4115777 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 27519982 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 71721303 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 835264 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 8135040 # Number of bytes read from this memory
+system.physmem.bytes_read::total 8970304 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 835264 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 835264 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 5584960 # Number of bytes written to this memory
+system.physmem.bytes_written::total 5584960 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 13051 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 127110 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 140161 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 87265 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 87265 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 4115777 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 40085543 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 44201320 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 4115777 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 4115777 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 27519982 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 27519982 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 27519982 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 4115777 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 40085543 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 71721303 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 1946 # Number of system calls
system.cpu.numCycles 405883984 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -78,11 +91,17 @@ system.cpu.icache.demand_accesses::total 134553584 # nu
system.cpu.icache.overall_accesses::cpu.inst 134553584 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 134553584 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001390 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.001390 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.001390 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.001390 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.001390 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.001390 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16930.864488 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 16930.864488 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 16930.864488 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 16930.864488 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 16930.864488 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 16930.864488 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -104,11 +123,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 2605406000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 2605406000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 2605406000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001390 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001390 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001390 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.001390 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001390 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.001390 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13930.864488 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13930.864488 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13930.864488 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 13930.864488 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13930.864488 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 13930.864488 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 146582 # number of replacements
system.cpu.dcache.tagsinuse 4087.617150 # Cycle average of tags in use
@@ -160,15 +185,25 @@ system.cpu.dcache.demand_accesses::total 58095605 # nu
system.cpu.dcache.overall_accesses::cpu.data 58095605 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 58095605 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.001222 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.001222 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.005040 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.005040 # miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_miss_rate::cpu.data 0.000942 # miss rate for SwapReq accesses
+system.cpu.dcache.SwapReq_miss_rate::total 0.000942 # miss rate for SwapReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.002593 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.002593 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.002593 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.002593 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 37566.671795 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 37566.671795 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54566.239398 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 54566.239398 # average WriteReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::cpu.data 30800 # average SwapReq miss latency
+system.cpu.dcache.SwapReq_avg_miss_latency::total 30800 # average SwapReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 49432.508313 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 49432.508313 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 49432.508313 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 49432.508313 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -200,15 +235,25 @@ system.cpu.dcache.demand_mshr_miss_latency::total 6995661000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6995661000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 6995661000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001222 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001222 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005040 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005040 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::cpu.data 0.000942 # mshr miss rate for SwapReq accesses
+system.cpu.dcache.SwapReq_mshr_miss_rate::total 0.000942 # mshr miss rate for SwapReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002593 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.002593 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002593 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.002593 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34566.671795 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34566.671795 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 51566.239398 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51566.239398 # average WriteReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::cpu.data 27800 # average SwapReq mshr miss latency
+system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 27800 # average SwapReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 46432.508313 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 46432.508313 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 46432.508313 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 46432.508313 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 120138 # number of replacements
system.cpu.l2cache.tagsinuse 19734.031622 # Cycle average of tags in use
@@ -273,18 +318,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 150678
system.cpu.l2cache.overall_accesses::total 337702 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.069782 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.561111 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.165923 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.965782 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.965782 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.069782 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.843587 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.415043 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.069782 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.843587 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.415043 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -319,18 +372,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5084400000
system.cpu.l2cache.overall_mshr_miss_latency::total 5606440000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.069782 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.561111 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.165923 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.965782 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.965782 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.069782 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.843587 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.415043 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.069782 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.843587 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.415043 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/config.ini b/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/config.ini
index 7c9012664..1fcd4f24c 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/config.ini
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/config.ini
@@ -176,9 +176,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -209,9 +208,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/simout b/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/simout
index 9d80ff74e..0482efbeb 100755
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/simout
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:36:59
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 13:44:37
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/inorder-timing -re tests/run.py build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/inorder-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/stats.txt
index 9080a092b..0ddfc2b1c 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/inorder-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 1.009999 # Nu
sim_ticks 1009998808500 # Number of ticks simulated
final_tick 1009998808500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 95125 # Simulator instruction rate (inst/s)
-host_op_rate 95125 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 52795470 # Simulator tick rate (ticks/s)
-host_mem_usage 214864 # Number of bytes of host memory used
-host_seconds 19130.41 # Real time elapsed on the host
+host_inst_rate 98665 # Simulator instruction rate (inst/s)
+host_op_rate 98665 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 54760444 # Simulator tick rate (ticks/s)
+host_mem_usage 215204 # Number of bytes of host memory used
+host_seconds 18443.95 # Real time elapsed on the host
sim_insts 1819780127 # Number of instructions simulated
sim_ops 1819780127 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 172618048 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 54976 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 74938304 # Number of bytes written to this memory
-system.physmem.num_reads 2697157 # Number of read requests responded to by this memory
-system.physmem.num_writes 1170911 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 170909160 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 54432 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 74196428 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 245105588 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 54976 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 172563072 # Number of bytes read from this memory
+system.physmem.bytes_read::total 172618048 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 54976 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 54976 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 74938304 # Number of bytes written to this memory
+system.physmem.bytes_written::total 74938304 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 859 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 2696298 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 2697157 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 1170911 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 1170911 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 54432 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 170854728 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 170909160 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 54432 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 54432 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 74196428 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 74196428 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 74196428 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 54432 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 170854728 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 245105588 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -156,11 +169,17 @@ system.cpu.icache.demand_accesses::total 231980227 # nu
system.cpu.icache.overall_accesses::cpu.inst 231980227 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 231980227 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000005 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000005 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000005 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000005 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000005 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000005 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54607.276119 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 54607.276119 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54607.276119 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 54607.276119 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54607.276119 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 54607.276119 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 125500 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -188,11 +207,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 45929000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 45929000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 45929000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000004 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000004 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000004 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000004 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53467.986030 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53467.986030 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53467.986030 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 53467.986030 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53467.986030 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 53467.986030 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 9107352 # number of replacements
system.cpu.dcache.tagsinuse 4082.536815 # Cycle average of tags in use
@@ -236,13 +261,21 @@ system.cpu.dcache.demand_accesses::total 605324165 # nu
system.cpu.dcache.overall_accesses::cpu.data 605324165 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 605324165 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.016474 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.016474 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.018229 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.018229 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.016940 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.016940 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.016940 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.016940 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24698.466940 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 24698.466940 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37643.899650 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 37643.899650 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 28397.395554 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 28397.395554 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 28397.395554 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 28397.395554 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 11000000 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 8092150500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 2762 # number of cycles access was blocked
@@ -278,13 +311,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 215283040500
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 215283040500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 215283040500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.016245 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016245 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011754 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011754 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.015052 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.015052 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.015052 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.015052 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21612.503361 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21612.503361 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31332.051551 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31332.051551 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23627.752746 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 23627.752746 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23627.752746 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 23627.752746 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 2686301 # number of replacements
system.cpu.l2cache.tagsinuse 26348.804807 # Cycle average of tags in use
@@ -346,18 +387,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 9111448
system.cpu.l2cache.overall_accesses::total 9112307 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.250216 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.250306 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.470613 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.470613 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.295924 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.295991 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.295924 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.295991 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52334.109430 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52247.136865 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52247.178190 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52297.536757 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52297.536757 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52334.109430 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52263.759421 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52263.781827 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52334.109430 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52263.759421 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52263.781827 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 580500 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 70 # number of cycles access was blocked
@@ -392,18 +441,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 107990994500
system.cpu.l2cache.overall_mshr_miss_latency::total 108025475000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.250216 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.250306 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.470613 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.470613 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.295924 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.295991 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.295924 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.295991 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40140.279395 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40021.540678 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40021.597095 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40112.619831 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40112.619831 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40140.279395 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40051.579796 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40051.608045 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40140.279395 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40051.579796 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40051.608045 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/config.ini
index 7904554e8..b6ae8cce3 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/config.ini
@@ -474,9 +474,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -507,9 +506,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simout b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simout
index 70e725c8b..3e17983a4 100755
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:37:19
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 13:48:46
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
index 385663c88..ad65e54b6 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.614317 # Nu
sim_ticks 614317285000 # Number of ticks simulated
final_tick 614317285000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 104366 # Simulator instruction rate (inst/s)
-host_op_rate 104366 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 36931162 # Simulator tick rate (ticks/s)
-host_mem_usage 215744 # Number of bytes of host memory used
-host_seconds 16634.12 # Real time elapsed on the host
+host_inst_rate 134863 # Simulator instruction rate (inst/s)
+host_op_rate 134863 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 47722573 # Simulator tick rate (ticks/s)
+host_mem_usage 216172 # Number of bytes of host memory used
+host_seconds 12872.68 # Real time elapsed on the host
sim_insts 1736043781 # Number of instructions simulated
sim_ops 1736043781 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 173249728 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 62784 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 75020608 # Number of bytes written to this memory
-system.physmem.num_reads 2707027 # Number of read requests responded to by this memory
-system.physmem.num_writes 1172197 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 282019947 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 102201 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 122120295 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 404140242 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 62784 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 173186944 # Number of bytes read from this memory
+system.physmem.bytes_read::total 173249728 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 62784 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 62784 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 75020608 # Number of bytes written to this memory
+system.physmem.bytes_written::total 75020608 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 981 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 2706046 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 2707027 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 1172197 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 1172197 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 102201 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 281917745 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 282019947 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 102201 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 102201 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 122120295 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 122120295 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 122120295 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 102201 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 281917745 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 404140242 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -358,11 +371,17 @@ system.cpu.icache.demand_accesses::total 401793450 # nu
system.cpu.icache.overall_accesses::cpu.inst 401793450 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 401793450 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000004 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000004 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000004 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000004 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000004 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34225.423729 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 34225.423729 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34225.423729 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 34225.423729 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34225.423729 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 34225.423729 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -390,11 +409,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 34897000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 34897000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 34897000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000002 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000002 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000002 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000002 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35572.884811 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35572.884811 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35572.884811 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 35572.884811 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35572.884811 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 35572.884811 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 9176629 # number of replacements
system.cpu.dcache.tagsinuse 4086.046414 # Cycle average of tags in use
@@ -446,15 +471,25 @@ system.cpu.dcache.demand_accesses::total 716734309 # nu
system.cpu.dcache.overall_accesses::cpu.data 716734309 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 716734309 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.018867 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.018867 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.030574 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.030574 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.285714 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.285714 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.021493 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.021493 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.021493 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.021493 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16686.513125 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 16686.513125 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 27968.066921 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 27968.066921 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 23500 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 23500 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20285.420171 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 20285.420171 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20285.420171 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 20285.420171 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 118562765 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 2148382500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 37554 # number of cycles access was blocked
@@ -496,15 +531,25 @@ system.cpu.dcache.demand_mshr_miss_latency::total 119919732956
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 119919732956 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 119919732956 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.013124 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.013124 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011720 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011720 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.142857 # mshr miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.142857 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.012809 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.012809 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.012809 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.012809 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11148.160071 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11148.160071 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 20476.218184 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20476.218184 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 35500 # average LoadLockedReq mshr miss latency
+system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35500 # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13062.121566 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 13062.121566 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13062.121566 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 13062.121566 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 2696556 # number of replacements
system.cpu.l2cache.tagsinuse 26644.209628 # Cycle average of tags in use
@@ -566,18 +611,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 9180725
system.cpu.l2cache.overall_accesses::total 9181706 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.250005 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.250106 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.468092 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.468092 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.294753 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.294828 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.294753 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.294828 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34371.049949 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34338.518024 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34338.535509 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34465.947843 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34465.947843 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34371.049949 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34380.041027 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34380.037768 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34371.049949 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34380.041027 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34380.037768 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 17522000 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 1684 # number of cycles access was blocked
@@ -612,18 +665,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 84423852000
system.cpu.l2cache.overall_mshr_miss_latency::total 84454420000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.250005 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.250106 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.468092 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.468092 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.294753 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.294828 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.294753 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.294828 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31160.040775 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31161.925712 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31161.924699 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31273.347207 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31273.347207 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31160.040775 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31198.232403 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31198.218562 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31160.040775 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31198.232403 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31198.218562 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/config.ini b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/config.ini
index e320bcc80..16083f416 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/config.ini
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/config.ini
@@ -94,9 +94,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simerr b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simerr
index 1b49765a7..1ed796979 100755
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simerr
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simerr
@@ -1,3 +1,4 @@
+warn: CoherentBus system.membus has no snooping ports attached!
warn: Sockets disabled, not accepting gdb connections
warn: Prefetch instructions in Alpha do not do anything
warn: Prefetch instructions in Alpha do not do anything
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simout b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simout
index 0267f64e9..88b1b065e 100755
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simout
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:38:02
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 14:21:33
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-atomic -re tests/run.py build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
index ce798be64..cdd816836 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.913189 # Nu
sim_ticks 913189263000 # Number of ticks simulated
final_tick 913189263000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 2012645 # Simulator instruction rate (inst/s)
-host_op_rate 2012645 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1009971108 # Simulator tick rate (ticks/s)
-host_mem_usage 205536 # Number of bytes of host memory used
-host_seconds 904.17 # Real time elapsed on the host
+host_inst_rate 3414010 # Simulator instruction rate (inst/s)
+host_op_rate 3414010 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1713194291 # Simulator tick rate (ticks/s)
+host_mem_usage 206032 # Number of bytes of host memory used
+host_seconds 533.03 # Real time elapsed on the host
sim_insts 1819780127 # Number of instructions simulated
sim_ops 1819780127 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 9280309971 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 7305514036 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 827777307 # Number of bytes written to this memory
-system.physmem.num_reads 2270974172 # Number of read requests responded to by this memory
-system.physmem.num_writes 160728502 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 10162526375 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7999999926 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 906468506 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 11068994882 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 7305514036 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 1974795935 # Number of bytes read from this memory
+system.physmem.bytes_read::total 9280309971 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 7305514036 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 7305514036 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 827777307 # Number of bytes written to this memory
+system.physmem.bytes_written::total 827777307 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 1826378509 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 444595663 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 2270974172 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 160728502 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 160728502 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7999999926 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 2162526450 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 10162526375 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7999999926 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7999999926 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 906468506 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 906468506 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7999999926 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 3068994956 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 11068994882 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/config.ini b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/config.ini
index b8d054f36..f89f54e31 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/config.ini
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/config.ini
@@ -143,9 +143,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -176,9 +175,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simout b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simout
index 166dc5643..267941dc1 100755
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simout
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:38:45
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 13:42:46
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-timing -re tests/run.py build/ALPHA/tests/opt/long/se/60.bzip2/alpha/tru64/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt
index ada639802..3da64d83e 100644
--- a/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/alpha/tru64/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 2.663444 # Nu
sim_ticks 2663443716000 # Number of ticks simulated
final_tick 2663443716000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 768706 # Simulator instruction rate (inst/s)
-host_op_rate 768706 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1125083732 # Simulator tick rate (ticks/s)
-host_mem_usage 214428 # Number of bytes of host memory used
-host_seconds 2367.33 # Real time elapsed on the host
+host_inst_rate 1479188 # Simulator instruction rate (inst/s)
+host_op_rate 1479188 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2164950496 # Simulator tick rate (ticks/s)
+host_mem_usage 214896 # Number of bytes of host memory used
+host_seconds 1230.26 # Real time elapsed on the host
sim_insts 1819780127 # Number of instructions simulated
sim_ops 1819780127 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 172614208 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 51328 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 74939072 # Number of bytes written to this memory
-system.physmem.num_reads 2697097 # Number of read requests responded to by this memory
-system.physmem.num_writes 1170923 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 64808656 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 19271 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 28136158 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 92944814 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 51328 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 172562880 # Number of bytes read from this memory
+system.physmem.bytes_read::total 172614208 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 51328 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 51328 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 74939072 # Number of bytes written to this memory
+system.physmem.bytes_written::total 74939072 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 802 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 2696295 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 2697097 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 1170923 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 1170923 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 19271 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 64789385 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 64808656 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 19271 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 19271 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 28136158 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 28136158 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 28136158 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 19271 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 64789385 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 92944814 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -110,11 +123,17 @@ system.cpu.icache.demand_accesses::total 1826378510 # nu
system.cpu.icache.overall_accesses::cpu.inst 1826378510 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 1826378510 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000000 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000000 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000000 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000000 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000000 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000000 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56000 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 56000 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56000 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 56000 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56000 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 56000 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -136,11 +155,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 42506000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 42506000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 42506000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000000 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000000 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000000 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53000 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53000 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53000 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53000 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 9107638 # number of replacements
system.cpu.dcache.tagsinuse 4079.504248 # Cycle average of tags in use
@@ -184,13 +209,21 @@ system.cpu.dcache.demand_accesses::total 605324165 # nu
system.cpu.dcache.overall_accesses::cpu.data 605324165 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 605324165 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.016245 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.016245 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.011755 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.011755 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.015053 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.015053 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.015053 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.015053 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24508.481513 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 24508.481513 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33767.845574 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 33767.845574 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 26428.412638 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 26428.412638 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 26428.412638 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 26428.412638 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -218,13 +251,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 213473464000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 213473464000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 213473464000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.016245 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.016245 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.011755 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.011755 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.015053 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.015053 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.015053 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.015053 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21508.481513 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21508.481513 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30767.845574 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30767.845574 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23428.412638 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 23428.412638 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23428.412638 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 23428.412638 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 2686269 # number of replacements
system.cpu.l2cache.tagsinuse 26040.087196 # Cycle average of tags in use
@@ -286,18 +327,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 9111734
system.cpu.l2cache.overall_accesses::total 9112536 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.250202 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.250285 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.470663 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.470663 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.295915 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.295977 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.295915 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.295977 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -332,18 +381,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 107851800000
system.cpu.l2cache.overall_mshr_miss_latency::total 107883880000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.250202 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.250285 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.470663 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.470663 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.295915 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.295977 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.295915 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.295977 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini
index 11fd3546f..48015577c 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini
+++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/config.ini
@@ -492,9 +492,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -525,9 +524,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout
index 35c5c026a..2f52f2c05 100755
--- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout
+++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:46:03
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:36:31
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/60.bzip2/arm/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
index 54d82ede5..7863d76cc 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/o3-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 0.463994 # Nu
sim_ticks 463993693500 # Number of ticks simulated
final_tick 463993693500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 113228 # Simulator instruction rate (inst/s)
-host_op_rate 126315 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 34014323 # Simulator tick rate (ticks/s)
-host_mem_usage 231672 # Number of bytes of host memory used
-host_seconds 13641.13 # Real time elapsed on the host
+host_inst_rate 128371 # Simulator instruction rate (inst/s)
+host_op_rate 143208 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 38563333 # Simulator tick rate (ticks/s)
+host_mem_usage 232076 # Number of bytes of host memory used
+host_seconds 12031.99 # Real time elapsed on the host
sim_insts 1544563066 # Number of instructions simulated
sim_ops 1723073879 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 189795648 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 49344 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 78222144 # Number of bytes written to this memory
-system.physmem.num_reads 2965557 # Number of read requests responded to by this memory
-system.physmem.num_writes 1222221 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 409047904 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 106346 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 168584498 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 577632403 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 49344 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 189746304 # Number of bytes read from this memory
+system.physmem.bytes_read::total 189795648 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 49344 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 49344 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 78222144 # Number of bytes written to this memory
+system.physmem.bytes_written::total 78222144 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 771 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 2964786 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 2965557 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 1222221 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 1222221 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 106346 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 408941558 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 409047904 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 106346 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 106346 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 168584498 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 168584498 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 168584498 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 106346 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 408941558 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 577632403 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -369,11 +382,17 @@ system.cpu.icache.demand_accesses::total 283730265 # nu
system.cpu.icache.overall_accesses::cpu.inst 283730265 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 283730265 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000004 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000004 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000004 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000004 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000004 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000004 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 33283.208020 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 33283.208020 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 33283.208020 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 33283.208020 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 33283.208020 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 33283.208020 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -401,11 +420,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 27579500
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 27579500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 27579500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000003 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000003 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000003 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000003 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34431.335830 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34431.335830 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34431.335830 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 34431.335830 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34431.335830 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 34431.335830 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 9619302 # number of replacements
system.cpu.dcache.tagsinuse 4087.756066 # Cycle average of tags in use
@@ -461,15 +486,25 @@ system.cpu.dcache.demand_accesses::total 676628084 # nu
system.cpu.dcache.overall_accesses::cpu.data 676628084 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 676628084 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.021216 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.021216 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.030175 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.030175 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.030928 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.030928 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.023501 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.023501 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.023501 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.023501 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17679.887499 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 17679.887499 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24831.987697 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 24831.987697 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 37833.333333 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 37833.333333 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 20022.197405 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 20022.197405 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 20022.197405 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 20022.197405 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 271440605 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 164500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 91957 # number of cycles access was blocked
@@ -507,13 +542,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 138431091460
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 138431091460 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 138431091460 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.015335 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.015335 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010974 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.010974 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.014223 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.014223 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.014223 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.014223 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12039.817537 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12039.817537 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23955.185749 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23955.185749 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14384.845297 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 14384.845297 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14384.845297 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 14384.845297 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 2953110 # number of replacements
system.cpu.l2cache.tagsinuse 26875.343151 # Cycle average of tags in use
@@ -578,18 +621,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 9623398
system.cpu.l2cache.overall_accesses::total 9624199 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.963795 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.265109 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.265181 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.483459 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.483459 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.963795 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.308082 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.308136 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.963795 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.308082 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.308136 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34356.865285 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34328.448450 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34328.459152 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34690.748311 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34690.748311 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34356.865285 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34440.341386 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34440.319656 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34356.865285 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34440.341386 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34440.319656 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 57329500 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 6735 # number of cycles access was blocked
@@ -633,18 +684,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 92824744500
system.cpu.l2cache.overall_mshr_miss_latency::total 92848795000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.962547 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.265108 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.265180 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.483459 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.483459 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.962547 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.308081 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.308135 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.962547 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.308081 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.308135 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31193.904021 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31187.061187 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31187.063761 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31582.171225 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31582.171225 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31193.904021 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31309.087570 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31309.057624 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31193.904021 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31309.087570 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31309.057624 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/config.ini b/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/config.ini
index e2f8298fd..b103ca45f 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/config.ini
+++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/config.ini
@@ -112,9 +112,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/simout b/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/simout
index 89e0dc3cd..4559b3892 100755
--- a/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/simout
+++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:48:29
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:41:45
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/60.bzip2/arm/linux/simple-atomic -re tests/run.py build/ARM/tests/opt/long/se/60.bzip2/arm/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
index 991f53624..6c3e8b909 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.861538 # Nu
sim_ticks 861538205000 # Number of ticks simulated
final_tick 861538205000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1163959 # Simulator instruction rate (inst/s)
-host_op_rate 1298482 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 649242111 # Simulator tick rate (ticks/s)
-host_mem_usage 220952 # Number of bytes of host memory used
-host_seconds 1326.99 # Real time elapsed on the host
+host_inst_rate 2187855 # Simulator instruction rate (inst/s)
+host_op_rate 2440714 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1220358665 # Simulator tick rate (ticks/s)
+host_mem_usage 221416 # Number of bytes of host memory used
+host_seconds 705.97 # Real time elapsed on the host
sim_insts 1544563049 # Number of instructions simulated
sim_ops 1723073862 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 7759650064 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 6178262392 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 624158392 # Number of bytes written to this memory
-system.physmem.num_reads 2026949786 # Number of read requests responded to by this memory
-system.physmem.num_writes 172586108 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 9006739363 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7171199555 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 724469778 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 9731209141 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 6178262392 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 1581387672 # Number of bytes read from this memory
+system.physmem.bytes_read::total 7759650064 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 6178262392 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 6178262392 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 624158392 # Number of bytes written to this memory
+system.physmem.bytes_written::total 624158392 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 1544565598 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 482384188 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 2026949786 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 172586108 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 172586108 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7171199555 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1835539809 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 9006739363 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7171199555 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7171199555 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 724469778 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 724469778 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7171199555 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2560009587 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 9731209141 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/config.ini b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/config.ini
index 745e9eef0..88ea9515a 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/config.ini
+++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/config.ini
@@ -161,9 +161,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -194,9 +193,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/simout b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/simout
index 4467d8b99..d07a6ceff 100755
--- a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/simout
+++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:48:54
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:44:07
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/60.bzip2/arm/linux/simple-timing -re tests/run.py build/ARM/tests/opt/long/se/60.bzip2/arm/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
index 47aaa5f47..db0ae235a 100644
--- a/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/arm/linux/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 2.431420 # Nu
sim_ticks 2431419954000 # Number of ticks simulated
final_tick 2431419954000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 629125 # Simulator instruction rate (inst/s)
-host_op_rate 702110 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 994091440 # Simulator tick rate (ticks/s)
-host_mem_usage 230132 # Number of bytes of host memory used
-host_seconds 2445.87 # Real time elapsed on the host
+host_inst_rate 1031283 # Simulator instruction rate (inst/s)
+host_op_rate 1150922 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1629547552 # Simulator tick rate (ticks/s)
+host_mem_usage 230584 # Number of bytes of host memory used
+host_seconds 1492.08 # Real time elapsed on the host
sim_insts 1538759609 # Number of instructions simulated
sim_ops 1717270343 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 172766016 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 39424 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 75006720 # Number of bytes written to this memory
-system.physmem.num_reads 2699469 # Number of read requests responded to by this memory
-system.physmem.num_writes 1171980 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 71055605 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 16214 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 30848937 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 101904542 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 39424 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 172726592 # Number of bytes read from this memory
+system.physmem.bytes_read::total 172766016 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 39424 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 39424 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 75006720 # Number of bytes written to this memory
+system.physmem.bytes_written::total 75006720 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 616 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 2698853 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 2699469 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 1171980 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 1171980 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 16214 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 71039391 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 71055605 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 16214 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 16214 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 30848937 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 30848937 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 30848937 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 16214 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 71039391 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 101904542 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -120,11 +133,17 @@ system.cpu.icache.demand_accesses::total 1544565599 # nu
system.cpu.icache.overall_accesses::cpu.inst 1544565599 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 1544565599 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000000 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000000 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000000 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000000 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000000 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000000 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 54551.724138 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 54551.724138 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 54551.724138 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 54551.724138 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 54551.724138 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 54551.724138 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -146,11 +165,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 32890000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 32890000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 32890000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000000 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000000 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000000 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 51551.724138 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51551.724138 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 51551.724138 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 51551.724138 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 51551.724138 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 51551.724138 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 9111140 # number of replacements
system.cpu.dcache.tagsinuse 4083.719979 # Cycle average of tags in use
@@ -202,13 +227,21 @@ system.cpu.dcache.demand_accesses::total 654970174 # nu
system.cpu.dcache.overall_accesses::cpu.data 654970174 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 654970174 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.014980 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.014980 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.010946 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.010946 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.013917 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.013917 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.013917 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.013917 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24514.084594 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 24514.084594 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33784.641656 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 33784.641656 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 26435.424162 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 26435.424162 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 26435.424162 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 26435.424162 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -236,13 +269,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 213619422000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 213619422000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 213619422000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.014980 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.014980 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.010946 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.010946 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.013917 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.013917 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.013917 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.013917 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21514.084594 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21514.084594 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30784.641656 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30784.641656 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23435.424162 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 23435.424162 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23435.424162 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 23435.424162 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 2687066 # number of replacements
system.cpu.l2cache.tagsinuse 26134.517233 # Cycle average of tags in use
@@ -307,18 +348,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 9115236
system.cpu.l2cache.overall_accesses::total 9115874 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.965517 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.250335 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.250398 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.471063 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.471063 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.965517 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.296082 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.296128 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.965517 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.296082 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.296128 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -353,18 +402,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 107954120000
system.cpu.l2cache.overall_mshr_miss_latency::total 107978760000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.965517 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.250335 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.250398 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.471063 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.471063 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.965517 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.296082 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.296128 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.965517 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.296082 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.296128 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/simout b/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/simout
index 9635789c5..c6605043f 100755
--- a/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/simout
+++ b/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:59
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 15:49:05
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/60.bzip2/x86/linux/simple-atomic -re tests/run.py build/X86/tests/opt/long/se/60.bzip2/x86/linux/simple-atomic
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt b/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt
index 681bc52fe..d066014cc 100644
--- a/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/long/se/60.bzip2/ref/x86/linux/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 2.846007 # Nu
sim_ticks 2846007259500 # Number of ticks simulated
final_tick 2846007259500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1189657 # Simulator instruction rate (inst/s)
-host_op_rate 1853594 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1125559296 # Simulator tick rate (ticks/s)
-host_mem_usage 239492 # Number of bytes of host memory used
-host_seconds 2528.53 # Real time elapsed on the host
+host_inst_rate 1390065 # Simulator instruction rate (inst/s)
+host_op_rate 2165848 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1315169413 # Simulator tick rate (ticks/s)
+host_mem_usage 216596 # Number of bytes of host memory used
+host_seconds 2163.99 # Real time elapsed on the host
sim_insts 3008081057 # Number of instructions simulated
sim_ops 4686862651 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 37129731755 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 32105863408 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 1544656790 # Number of bytes written to this memory
-system.physmem.num_reads 5252417675 # Number of read requests responded to by this memory
-system.physmem.num_writes 438528337 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 13046253354 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 11281019506 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 542745204 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 13588998558 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 32105863408 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 5023868347 # Number of bytes read from this memory
+system.physmem.bytes_read::total 37129731755 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 32105863408 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 32105863408 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 1544656790 # Number of bytes written to this memory
+system.physmem.bytes_written::total 1544656790 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 4013232926 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 1239184749 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 5252417675 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 438528337 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 438528337 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 11281019506 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1765233848 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 13046253354 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 11281019506 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 11281019506 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 542745204 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 542745204 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 11281019506 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2307979052 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 13588998558 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 46 # Number of system calls
system.cpu.numCycles 5692014520 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
diff --git a/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/simout b/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/simout
index efac2f0f1..11192711e 100755
--- a/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/simout
+++ b/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:58
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 16:08:32
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/60.bzip2/x86/linux/simple-timing -re tests/run.py build/X86/tests/opt/long/se/60.bzip2/x86/linux/simple-timing
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt
index 2bc91e6e3..e2cb03bbf 100644
--- a/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/60.bzip2/ref/x86/linux/simple-timing/stats.txt
@@ -4,23 +4,36 @@ sim_seconds 5.923548 # Nu
sim_ticks 5923548078000 # Number of ticks simulated
final_tick 5923548078000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 747861 # Simulator instruction rate (inst/s)
-host_op_rate 1165236 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1472697488 # Simulator tick rate (ticks/s)
-host_mem_usage 248420 # Number of bytes of host memory used
-host_seconds 4022.24 # Real time elapsed on the host
+host_inst_rate 633731 # Simulator instruction rate (inst/s)
+host_op_rate 987410 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1247949692 # Simulator tick rate (ticks/s)
+host_mem_usage 225520 # Number of bytes of host memory used
+host_seconds 4746.62 # Real time elapsed on the host
sim_insts 3008081057 # Number of instructions simulated
sim_ops 4686862651 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 173910080 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 43200 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 75176384 # Number of bytes written to this memory
-system.physmem.num_reads 2717345 # Number of read requests responded to by this memory
-system.physmem.num_writes 1174631 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 29359107 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7293 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 12691107 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 42050214 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 43200 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 173866880 # Number of bytes read from this memory
+system.physmem.bytes_read::total 173910080 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 43200 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 43200 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 75176384 # Number of bytes written to this memory
+system.physmem.bytes_written::total 75176384 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 675 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 2716670 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 2717345 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 1174631 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 1174631 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7293 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 29351814 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 29359107 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7293 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7293 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 12691107 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 12691107 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 12691107 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7293 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 29351814 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 42050214 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 46 # Number of system calls
system.cpu.numCycles 11847096156 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -78,11 +91,17 @@ system.cpu.icache.demand_accesses::total 4013232927 # nu
system.cpu.icache.overall_accesses::cpu.inst 4013232927 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 4013232927 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000000 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000000 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000000 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000000 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000000 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000000 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56000 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 56000 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56000 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 56000 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56000 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 56000 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -104,11 +123,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 35775000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 35775000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 35775000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000000 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000000 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000000 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53000 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53000 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53000 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53000 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 9108581 # number of replacements
system.cpu.dcache.tagsinuse 4084.662246 # Cycle average of tags in use
@@ -152,13 +177,21 @@ system.cpu.dcache.demand_accesses::total 1677713086 # nu
system.cpu.dcache.overall_accesses::cpu.data 1677713086 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 1677713086 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.005829 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.005829 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.004309 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.004309 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.005432 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.005432 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.005432 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.005432 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 24617.504171 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 24617.504171 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33796.256483 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 33796.256483 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 26521.034159 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 26521.034159 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 26521.034159 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 26521.034159 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -186,13 +219,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 214339587000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 214339587000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 214339587000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.005829 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.005829 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.004309 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.004309 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005432 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.005432 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005432 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.005432 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21617.504171 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21617.504171 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30796.256483 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30796.256483 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23521.034159 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 23521.034159 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23521.034159 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 23521.034159 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 2706631 # number of replacements
system.cpu.l2cache.tagsinuse 26507.350069 # Cycle average of tags in use
@@ -254,18 +295,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 9112677
system.cpu.l2cache.overall_accesses::total 9113352 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 1 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.252798 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.252868 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.471339 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.471339 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.298120 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.298172 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.298120 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.298172 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -300,18 +349,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 108666800000
system.cpu.l2cache.overall_mshr_miss_latency::total 108693800000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.252798 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.252868 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.471339 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.471339 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.298120 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.298172 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.298120 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.298172 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/config.ini b/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/config.ini
index 5ef210362..0cab3c39f 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/config.ini
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/config.ini
@@ -176,9 +176,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -209,9 +208,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/simout b/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/simout
index a267cf67d..c65e040d8 100755
--- a/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/simout
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:36:56
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 13:52:53
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/inorder-timing -re tests/run.py build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/inorder-timing
Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/inorder-timing/smred.sav
Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/inorder-timing/smred.sv2
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt
index 46f5e7fc2..a7912f8e0 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/inorder-timing/stats.txt
@@ -4,22 +4,29 @@ sim_seconds 0.042005 # Nu
sim_ticks 42005374000 # Number of ticks simulated
final_tick 42005374000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 62394 # Simulator instruction rate (inst/s)
-host_op_rate 62394 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 28517940 # Simulator tick rate (ticks/s)
-host_mem_usage 218584 # Number of bytes of host memory used
-host_seconds 1472.95 # Real time elapsed on the host
+host_inst_rate 106867 # Simulator instruction rate (inst/s)
+host_op_rate 106867 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 48844875 # Simulator tick rate (ticks/s)
+host_mem_usage 218932 # Number of bytes of host memory used
+host_seconds 859.98 # Real time elapsed on the host
sim_insts 91903056 # Number of instructions simulated
sim_ops 91903056 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 316032 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 178816 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 0 # Number of bytes written to this memory
-system.physmem.num_reads 4938 # Number of read requests responded to by this memory
-system.physmem.num_writes 0 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 7523609 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 4256979 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total 7523609 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 178816 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 137216 # Number of bytes read from this memory
+system.physmem.bytes_read::total 316032 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 178816 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 178816 # Number of instructions bytes read from this memory
+system.physmem.num_reads::cpu.inst 2794 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 2144 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 4938 # Number of read requests responded to by this memory
+system.physmem.bw_read::cpu.inst 4256979 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 3266630 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 7523609 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 4256979 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 4256979 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 4256979 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 3266630 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 7523609 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -155,11 +162,17 @@ system.cpu.icache.demand_accesses::total 10037346 # nu
system.cpu.icache.overall_accesses::cpu.inst 10037346 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 10037346 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001168 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.001168 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.001168 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.001168 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.001168 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.001168 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 25187.031037 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 25187.031037 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 25187.031037 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 25187.031037 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 25187.031037 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 25187.031037 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 97000 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -187,11 +200,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 228898000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 228898000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 228898000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000996 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000996 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000996 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000996 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000996 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000996 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 22898.959584 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 22898.959584 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 22898.959584 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 22898.959584 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 22898.959584 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 22898.959584 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 157 # number of replacements
system.cpu.dcache.tagsinuse 1441.511431 # Cycle average of tags in use
@@ -235,13 +254,21 @@ system.cpu.dcache.demand_accesses::total 26497301 # nu
system.cpu.dcache.overall_accesses::cpu.data 26497301 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 26497301 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000028 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000028 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000852 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000852 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000230 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000230 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000230 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000230 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51433.876812 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 51433.876812 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54825.933947 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 54825.933947 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54518.627934 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 54518.627934 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54518.627934 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 54518.627934 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 41043500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -277,13 +304,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 116211500
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 116211500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 116211500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000024 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000024 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000269 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000269 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000084 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000084 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000084 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000084 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48875.789474 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48875.789474 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53201.086957 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53201.086957 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52276.878093 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 52276.878093 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52276.878093 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 52276.878093 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 2189.730470 # Cycle average of tags in use
@@ -348,18 +383,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 2223
system.cpu.l2cache.overall_accesses::total 12219 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.279512 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.888421 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.307134 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.985126 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.985126 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.279512 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.964462 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.404125 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.279512 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.964462 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.404125 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52318.181818 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52462.085308 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52337.064677 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52593.495935 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52593.495935 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52318.181818 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52567.630597 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52426.488457 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52318.181818 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52567.630597 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52426.488457 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -392,18 +435,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 86326500
system.cpu.l2cache.overall_mshr_miss_latency::total 198396500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.279512 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.888421 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.307134 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.985126 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.985126 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.279512 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.964462 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.404125 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.279512 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.964462 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.404125 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40110.952040 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40239.336493 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40127.798507 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40270.325203 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40270.325203 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40110.952040 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40264.225746 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40177.501013 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40110.952040 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40264.225746 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40177.501013 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini
index ab521397c..f02146b21 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/config.ini
@@ -474,9 +474,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -507,9 +506,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout
index ec78af77e..11770df5a 100755
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:37:19
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 14:06:35
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing -re tests/run.py build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing
Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing/smred.sav
Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/o3-timing/smred.sv2
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
index 9debfab2e..5f8b8cbb4 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,22 +4,29 @@ sim_seconds 0.023638 # Nu
sim_ticks 23638033500 # Number of ticks simulated
final_tick 23638033500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 91328 # Simulator instruction rate (inst/s)
-host_op_rate 91328 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 25645337 # Simulator tick rate (ticks/s)
-host_mem_usage 219700 # Number of bytes of host memory used
-host_seconds 921.73 # Real time elapsed on the host
+host_inst_rate 160213 # Simulator instruction rate (inst/s)
+host_op_rate 160213 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 44988546 # Simulator tick rate (ticks/s)
+host_mem_usage 220112 # Number of bytes of host memory used
+host_seconds 525.42 # Real time elapsed on the host
sim_insts 84179709 # Number of instructions simulated
sim_ops 84179709 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 336064 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 197952 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 0 # Number of bytes written to this memory
-system.physmem.num_reads 5251 # Number of read requests responded to by this memory
-system.physmem.num_writes 0 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 14217088 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 8374301 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total 14217088 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 197952 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 138112 # Number of bytes read from this memory
+system.physmem.bytes_read::total 336064 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 197952 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 197952 # Number of instructions bytes read from this memory
+system.physmem.num_reads::cpu.inst 3093 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 2158 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 5251 # Number of read requests responded to by this memory
+system.physmem.bw_read::cpu.inst 8374301 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 5842787 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 14217088 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 8374301 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 8374301 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 8374301 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 5842787 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 14217088 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -357,11 +364,17 @@ system.cpu.icache.demand_accesses::total 14943347 # nu
system.cpu.icache.overall_accesses::cpu.inst 14943347 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 14943347 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000915 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000915 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000915 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000915 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000915 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000915 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14911.104613 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 14911.104613 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14911.104613 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 14911.104613 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14911.104613 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 14911.104613 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -389,11 +402,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 130905500
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 130905500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 130905500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000823 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000823 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000823 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000823 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000823 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000823 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 10645.319997 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10645.319997 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 10645.319997 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 10645.319997 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 10645.319997 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 10645.319997 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 158 # number of replacements
system.cpu.dcache.tagsinuse 1455.343539 # Cycle average of tags in use
@@ -445,15 +464,25 @@ system.cpu.dcache.demand_accesses::total 28193388 # nu
system.cpu.dcache.overall_accesses::cpu.data 28193388 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 28193388 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000044 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000044 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001239 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.001239 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.001825 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.001825 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000319 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000319 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000319 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000319 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 30077.695560 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 30077.695560 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35913.531968 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 35913.531968 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38000 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38000 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 35300.188868 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 35300.188868 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 35300.188868 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 35300.188868 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 6500 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 1 # number of cycles access was blocked
@@ -493,15 +522,25 @@ system.cpu.dcache.demand_mshr_miss_latency::total 77918500
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 77918500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 77918500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000024 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000024 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000265 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000265 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.001825 # mshr miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.001825 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000079 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000079 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000079 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000079 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32181.017613 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32181.017613 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35616.454229 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35616.454229 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 35000 # average LoadLockedReq mshr miss latency
+system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35000 # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34831.694233 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 34831.694233 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34831.694233 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 34831.694233 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 2429.489974 # Cycle average of tags in use
@@ -566,18 +605,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 2238
system.cpu.l2cache.overall_accesses::total 14535 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.251525 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.894531 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.277227 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.984936 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.984936 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.251525 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.964254 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.361266 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.251525 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.964254 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.361266 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34320.562561 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34414.847162 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34332.723177 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34718.823529 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34718.823529 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34320.562561 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34654.309546 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34457.722339 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34320.562561 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34654.309546 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34457.722339 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 2000 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 1 # number of cycles access was blocked
@@ -610,18 +657,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 67947000
system.cpu.l2cache.overall_mshr_miss_latency::total 164057500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.251525 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.894531 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.277227 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.984936 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.984936 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.251525 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.964254 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.361266 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.251525 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.964254 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.361266 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31073.553185 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31251.091703 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31096.451704 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31549.411765 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31549.411765 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31073.553185 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31486.098239 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31243.096553 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31073.553185 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31486.098239 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31243.096553 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/config.ini b/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/config.ini
index d2933f641..418ddecee 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/config.ini
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/config.ini
@@ -94,9 +94,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/simerr b/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/simerr
index 1b49765a7..1ed796979 100755
--- a/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/simerr
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/simerr
@@ -1,3 +1,4 @@
+warn: CoherentBus system.membus has no snooping ports attached!
warn: Sockets disabled, not accepting gdb connections
warn: Prefetch instructions in Alpha do not do anything
warn: Prefetch instructions in Alpha do not do anything
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/simout b/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/simout
index 0cde8149d..fbcfa0aae 100755
--- a/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/simout
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:41:43
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 13:46:55
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/simple-atomic -re tests/run.py build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/simple-atomic
Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/simple-atomic/smred.sav
Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/simple-atomic/smred.sv2
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/stats.txt
index 47fe26ecb..4c4ae20f6 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/stats.txt
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.045952 # Nu
sim_ticks 45951567500 # Number of ticks simulated
final_tick 45951567500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 2042062 # Simulator instruction rate (inst/s)
-host_op_rate 2042061 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1021030561 # Simulator tick rate (ticks/s)
-host_mem_usage 209388 # Number of bytes of host memory used
-host_seconds 45.01 # Real time elapsed on the host
+host_inst_rate 3561938 # Simulator instruction rate (inst/s)
+host_op_rate 3561935 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1780967913 # Simulator tick rate (ticks/s)
+host_mem_usage 209744 # Number of bytes of host memory used
+host_seconds 25.80 # Real time elapsed on the host
sim_insts 91903056 # Number of instructions simulated
sim_ops 91903056 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 475949877 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 367612356 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 30920974 # Number of bytes written to this memory
-system.physmem.num_reads 111899287 # Number of read requests responded to by this memory
-system.physmem.num_writes 6501103 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 10357641815 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7999995996 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 672903574 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 11030545389 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 367612356 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 108337521 # Number of bytes read from this memory
+system.physmem.bytes_read::total 475949877 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 367612356 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 367612356 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 30920974 # Number of bytes written to this memory
+system.physmem.bytes_written::total 30920974 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 91903089 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 19996198 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 111899287 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 6501103 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 6501103 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7999995996 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 2357645819 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 10357641815 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7999995996 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7999995996 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 672903574 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 672903574 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7999995996 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 3030549393 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 11030545389 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/config.ini b/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/config.ini
index f8f410537..39023eb08 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/config.ini
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/config.ini
@@ -143,9 +143,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -176,9 +175,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/simout b/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/simout
index de47399fe..3fe1e7489 100755
--- a/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/simout
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:36:31
-gem5 started May 8 2012 15:39:37
-gem5 executing on piton
+gem5 compiled Jun 4 2012 11:50:11
+gem5 started Jun 4 2012 14:18:52
+gem5 executing on zizzer
command line: build/ALPHA/gem5.opt -d build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/simple-timing -re tests/run.py build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/simple-timing
Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/simple-timing/smred.sav
Couldn't unlink build/ALPHA/tests/opt/long/se/70.twolf/alpha/tru64/simple-timing/smred.sv2
diff --git a/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt b/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
index 180c17bb1..5d71f2054 100644
--- a/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/alpha/tru64/simple-timing/stats.txt
@@ -4,22 +4,29 @@ sim_seconds 0.118740 # Nu
sim_ticks 118740049000 # Number of ticks simulated
final_tick 118740049000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 796943 # Simulator instruction rate (inst/s)
-host_op_rate 796942 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 1029660597 # Simulator tick rate (ticks/s)
-host_mem_usage 218284 # Number of bytes of host memory used
-host_seconds 115.32 # Real time elapsed on the host
+host_inst_rate 1590844 # Simulator instruction rate (inst/s)
+host_op_rate 1590843 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 2055391195 # Simulator tick rate (ticks/s)
+host_mem_usage 218628 # Number of bytes of host memory used
+host_seconds 57.77 # Real time elapsed on the host
sim_insts 91903056 # Number of instructions simulated
sim_ops 91903056 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 304960 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 167744 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 0 # Number of bytes written to this memory
-system.physmem.num_reads 4765 # Number of read requests responded to by this memory
-system.physmem.num_writes 0 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 2568299 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 1412699 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total 2568299 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 167744 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 137216 # Number of bytes read from this memory
+system.physmem.bytes_read::total 304960 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 167744 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 167744 # Number of instructions bytes read from this memory
+system.physmem.num_reads::cpu.inst 2621 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 2144 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 4765 # Number of read requests responded to by this memory
+system.physmem.bw_read::cpu.inst 1412699 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1155600 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 2568299 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 1412699 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 1412699 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 1412699 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 1155600 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 2568299 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -109,11 +116,17 @@ system.cpu.icache.demand_accesses::total 91903090 # nu
system.cpu.icache.overall_accesses::cpu.inst 91903090 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 91903090 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000093 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000093 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000093 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000093 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000093 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000093 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 26935.605170 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 26935.605170 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 26935.605170 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 26935.605170 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 26935.605170 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 26935.605170 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -135,11 +148,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 203692000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 203692000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 203692000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000093 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000093 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000093 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000093 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000093 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000093 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 23935.605170 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23935.605170 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 23935.605170 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 23935.605170 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23935.605170 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 23935.605170 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 157 # number of replacements
system.cpu.dcache.tagsinuse 1442.028823 # Cycle average of tags in use
@@ -183,13 +202,21 @@ system.cpu.dcache.demand_accesses::total 26497301 # nu
system.cpu.dcache.overall_accesses::cpu.data 26497301 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 26497301 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000024 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000024 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000269 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000269 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000084 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000084 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000084 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000084 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 51313.684211 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 51313.684211 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55375.286041 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 55375.286041 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54507.422402 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 54507.422402 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54507.422402 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 54507.422402 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -217,13 +244,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 114501000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 114501000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 114501000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000024 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000024 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000269 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000269 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000084 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000084 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000084 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000084 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48313.684211 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48313.684211 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52375.286041 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52375.286041 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51507.422402 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 51507.422402 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51507.422402 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 51507.422402 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 2074.048594 # Cycle average of tags in use
@@ -288,18 +323,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 2223
system.cpu.l2cache.overall_accesses::total 10733 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.307991 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.888421 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.338676 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.985126 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.985126 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.307991 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.964462 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.443958 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.307991 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.964462 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.443958 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -332,18 +375,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 85760000
system.cpu.l2cache.overall_mshr_miss_latency::total 190600000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.307991 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.888421 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.338676 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.985126 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.985126 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.307991 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.964462 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.443958 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.307991 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.964462 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.443958 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/config.ini b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/config.ini
index 0883e5a4a..292cbefed 100644
--- a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/config.ini
+++ b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/config.ini
@@ -492,9 +492,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -525,9 +524,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/simout b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/simout
index 2311bc195..f8119727b 100755
--- a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/simout
+++ b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 16:50:10
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:52:11
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/70.twolf/arm/linux/o3-timing -re tests/run.py build/ARM/tests/opt/long/se/70.twolf/arm/linux/o3-timing
Couldn't unlink build/ARM/tests/opt/long/se/70.twolf/arm/linux/o3-timing/smred.sav
Couldn't unlink build/ARM/tests/opt/long/se/70.twolf/arm/linux/o3-timing/smred.sv2
diff --git a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt
index a127da205..15323b4b4 100644
--- a/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/arm/linux/o3-timing/stats.txt
@@ -4,22 +4,29 @@ sim_seconds 0.076323 # Nu
sim_ticks 76322764500 # Number of ticks simulated
final_tick 76322764500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 57710 # Simulator instruction rate (inst/s)
-host_op_rate 63186 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 25558377 # Simulator tick rate (ticks/s)
-host_mem_usage 235176 # Number of bytes of host memory used
-host_seconds 2986.21 # Real time elapsed on the host
+host_inst_rate 95790 # Simulator instruction rate (inst/s)
+host_op_rate 104880 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 42423254 # Simulator tick rate (ticks/s)
+host_mem_usage 235620 # Number of bytes of host memory used
+host_seconds 1799.08 # Real time elapsed on the host
sim_insts 172333279 # Number of instructions simulated
sim_ops 188686762 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 246592 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 133376 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 0 # Number of bytes written to this memory
-system.physmem.num_reads 3853 # Number of read requests responded to by this memory
-system.physmem.num_writes 0 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 3230910 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 1747526 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total 3230910 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 133376 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 113216 # Number of bytes read from this memory
+system.physmem.bytes_read::total 246592 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 133376 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 133376 # Number of instructions bytes read from this memory
+system.physmem.num_reads::cpu.inst 2084 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 1769 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 3853 # Number of read requests responded to by this memory
+system.physmem.bw_read::cpu.inst 1747526 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1483384 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 3230910 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 1747526 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 1747526 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 1747526 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 1483384 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 3230910 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -368,11 +375,17 @@ system.cpu.icache.demand_accesses::total 37841460 # nu
system.cpu.icache.overall_accesses::cpu.inst 37841460 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 37841460 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000137 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000137 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000137 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000137 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000137 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000137 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 21688.113099 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 21688.113099 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 21688.113099 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 21688.113099 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 21688.113099 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 21688.113099 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -400,11 +413,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 78893000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 78893000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 78893000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000116 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000116 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000116 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000116 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000116 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000116 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17950.625711 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17950.625711 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17950.625711 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 17950.625711 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17950.625711 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 17950.625711 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 59 # number of replacements
system.cpu.dcache.tagsinuse 1421.643782 # Cycle average of tags in use
@@ -460,15 +479,25 @@ system.cpu.dcache.demand_accesses::total 47285356 # nu
system.cpu.dcache.overall_accesses::cpu.data 47285356 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 47285356 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000053 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000053 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000615 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000615 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000066 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000066 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000200 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000200 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000200 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000200 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32575.806452 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 32575.806452 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31186.530880 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 31186.530880 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 32000 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 32000 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 31459.398099 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 31459.398099 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 31459.398099 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 31459.398099 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 19500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -506,13 +535,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 63473000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 63473000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 63473000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000023 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000023 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000087 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000087 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000040 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000040 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000040 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000040 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31853.855721 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31853.855721 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35155.524605 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35155.524605 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 33744.284955 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 33744.284955 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 33744.284955 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 33744.284955 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 2017.739485 # Cycle average of tags in use
@@ -577,18 +614,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 1881
system.cpu.l2cache.overall_accesses::total 6276 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.474858 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.890547 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.539142 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.991643 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.991643 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.474858 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.948432 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.616794 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.474858 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.948432 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.616794 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34256.109248 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34321.229050 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34272.743489 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34368.913858 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34368.913858 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34256.109248 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34349.775785 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34299.276673 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34256.109248 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34349.775785 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34299.276673 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -630,18 +675,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 55013000
system.cpu.l2cache.overall_mshr_miss_latency::total 119705000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.474175 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.871891 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.535680 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.991643 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.991643 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.474175 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.940457 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.613926 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.474175 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.940457 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.613926 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31042.226488 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31179.743224 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31076.840215 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31044.943820 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31044.943820 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31042.226488 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31098.360656 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31067.998962 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31042.226488 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31098.360656 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31067.998962 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/config.ini b/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/config.ini
index bd55e37b1..b72ac514a 100644
--- a/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/config.ini
+++ b/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/config.ini
@@ -112,9 +112,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/simout b/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/simout
index 1a4090c67..18d32cd6b 100755
--- a/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/simout
+++ b/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 17:02:03
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:53:41
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/70.twolf/arm/linux/simple-atomic -re tests/run.py build/ARM/tests/opt/long/se/70.twolf/arm/linux/simple-atomic
Couldn't unlink build/ARM/tests/opt/long/se/70.twolf/arm/linux/simple-atomic/smred.sav
Couldn't unlink build/ARM/tests/opt/long/se/70.twolf/arm/linux/simple-atomic/smred.sv2
diff --git a/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt b/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt
index 11a4c0835..bbd6c00f1 100644
--- a/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt
+++ b/tests/long/se/70.twolf/ref/arm/linux/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.103107 # Nu
sim_ticks 103106771000 # Number of ticks simulated
final_tick 103106771000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1081638 # Simulator instruction rate (inst/s)
-host_op_rate 1184289 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 647201988 # Simulator tick rate (ticks/s)
-host_mem_usage 224040 # Number of bytes of host memory used
-host_seconds 159.31 # Real time elapsed on the host
+host_inst_rate 2060024 # Simulator instruction rate (inst/s)
+host_op_rate 2255526 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1232622542 # Simulator tick rate (ticks/s)
+host_mem_usage 224496 # Number of bytes of host memory used
+host_seconds 83.65 # Real time elapsed on the host
sim_insts 172317417 # Number of instructions simulated
sim_ops 188670900 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 869973902 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 759440240 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 45252940 # Number of bytes written to this memory
-system.physmem.num_reads 219482514 # Number of read requests responded to by this memory
-system.physmem.num_writes 12386694 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 8437602047 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7365570977 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 438893969 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 8876496016 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 759440240 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 110533662 # Number of bytes read from this memory
+system.physmem.bytes_read::total 869973902 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 759440240 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 759440240 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 45252940 # Number of bytes written to this memory
+system.physmem.bytes_written::total 45252940 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 189860060 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 29622454 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 219482514 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 12386694 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 12386694 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7365570977 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1072031070 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 8437602047 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7365570977 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7365570977 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 438893969 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 438893969 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7365570977 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 1510925039 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 8876496016 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
diff --git a/tests/long/se/70.twolf/ref/arm/linux/simple-timing/config.ini b/tests/long/se/70.twolf/ref/arm/linux/simple-timing/config.ini
index 98e25ecfe..3e3d3dcbe 100644
--- a/tests/long/se/70.twolf/ref/arm/linux/simple-timing/config.ini
+++ b/tests/long/se/70.twolf/ref/arm/linux/simple-timing/config.ini
@@ -161,9 +161,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -194,9 +193,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/70.twolf/ref/arm/linux/simple-timing/simout b/tests/long/se/70.twolf/ref/arm/linux/simple-timing/simout
index 97209751d..08e4c719e 100755
--- a/tests/long/se/70.twolf/ref/arm/linux/simple-timing/simout
+++ b/tests/long/se/70.twolf/ref/arm/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:17:37
-gem5 started May 8 2012 17:04:54
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:14:06
+gem5 started Jun 4 2012 18:54:15
+gem5 executing on zizzer
command line: build/ARM/gem5.opt -d build/ARM/tests/opt/long/se/70.twolf/arm/linux/simple-timing -re tests/run.py build/ARM/tests/opt/long/se/70.twolf/arm/linux/simple-timing
Couldn't unlink build/ARM/tests/opt/long/se/70.twolf/arm/linux/simple-timing/smred.sav
Couldn't unlink build/ARM/tests/opt/long/se/70.twolf/arm/linux/simple-timing/smred.sv2
diff --git a/tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt b/tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
index 5b0760555..1e695b431 100644
--- a/tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/arm/linux/simple-timing/stats.txt
@@ -4,22 +4,29 @@ sim_seconds 0.232077 # Nu
sim_ticks 232077154000 # Number of ticks simulated
final_tick 232077154000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 578450 # Simulator instruction rate (inst/s)
-host_op_rate 633465 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 781209577 # Simulator tick rate (ticks/s)
-host_mem_usage 233216 # Number of bytes of host memory used
-host_seconds 297.07 # Real time elapsed on the host
+host_inst_rate 665536 # Simulator instruction rate (inst/s)
+host_op_rate 728833 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 898821179 # Simulator tick rate (ticks/s)
+host_mem_usage 233632 # Number of bytes of host memory used
+host_seconds 258.20 # Real time elapsed on the host
sim_insts 171842491 # Number of instructions simulated
sim_ops 188185929 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 220992 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 110656 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 0 # Number of bytes written to this memory
-system.physmem.num_reads 3453 # Number of read requests responded to by this memory
-system.physmem.num_writes 0 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 952235 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 476807 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total 952235 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 110656 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 110336 # Number of bytes read from this memory
+system.physmem.bytes_read::total 220992 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 110656 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 110656 # Number of instructions bytes read from this memory
+system.physmem.num_reads::cpu.inst 1729 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 1724 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 3453 # Number of read requests responded to by this memory
+system.physmem.bw_read::cpu.inst 476807 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 475428 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 952235 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 476807 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 476807 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 476807 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 475428 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 952235 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
@@ -119,11 +126,17 @@ system.cpu.icache.demand_accesses::total 189860061 # nu
system.cpu.icache.overall_accesses::cpu.inst 189860061 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 189860061 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000016 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000016 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000016 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000016 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000016 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000016 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 37801.376598 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 37801.376598 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 37801.376598 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 37801.376598 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 37801.376598 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 37801.376598 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -145,11 +158,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 106179000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 106179000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 106179000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000016 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000016 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000016 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000016 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000016 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000016 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34801.376598 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34801.376598 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34801.376598 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 34801.376598 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34801.376598 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 34801.376598 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 40 # number of replacements
system.cpu.dcache.tagsinuse 1363.604315 # Cycle average of tags in use
@@ -201,13 +220,21 @@ system.cpu.dcache.demand_accesses::total 41964334 # nu
system.cpu.dcache.overall_accesses::cpu.data 41964334 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 41964334 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000023 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000023 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000089 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000089 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000043 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000043 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000043 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000043 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 52525.399129 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 52525.399129 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55694.545455 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 55694.545455 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54474.007826 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 54474.007826 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54474.007826 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 54474.007826 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -235,13 +262,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 92087000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 92087000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 92087000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000023 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000023 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000089 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000089 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000043 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000043 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000043 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000043 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49525.399129 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49525.399129 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52694.545455 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52694.545455 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 51474.007826 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 51474.007826 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 51474.007826 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 51474.007826 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 1675.648030 # Cycle average of tags in use
@@ -306,18 +341,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 1789
system.cpu.l2cache.overall_accesses::total 4840 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.566699 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.917271 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.631283 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.992727 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.992727 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.566699 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.963667 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.713430 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.566699 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.963667 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.713430 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -350,18 +393,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 68960000
system.cpu.l2cache.overall_mshr_miss_latency::total 138120000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.566699 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.917271 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.631283 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.992727 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.992727 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.566699 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.963667 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.713430 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.566699 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.963667 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.713430 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/config.ini b/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/config.ini
index b2ac1c016..505ad335a 100644
--- a/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/config.ini
+++ b/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/config.ini
@@ -94,9 +94,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/simerr b/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/simerr
index e45cd058f..7edd901b2 100755
--- a/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/simerr
+++ b/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/simerr
@@ -1,2 +1,3 @@
+warn: CoherentBus system.membus has no snooping ports attached!
warn: Sockets disabled, not accepting gdb connections
hack: be nice to actually delete the event here
diff --git a/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/simout b/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/simout
index fe38fbd1a..435dd5018 100755
--- a/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/simout
+++ b/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:05:42
-gem5 started May 8 2012 15:47:40
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:01:47
+gem5 started Jun 4 2012 15:01:23
+gem5 executing on zizzer
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/se/70.twolf/sparc/linux/simple-atomic -re tests/run.py build/SPARC/tests/opt/long/se/70.twolf/sparc/linux/simple-atomic
Couldn't unlink build/SPARC/tests/opt/long/se/70.twolf/sparc/linux/simple-atomic/smred.sav
Couldn't unlink build/SPARC/tests/opt/long/se/70.twolf/sparc/linux/simple-atomic/smred.sv2
diff --git a/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt b/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt
index 417f58ce8..7fc4c3f51 100644
--- a/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt
+++ b/tests/long/se/70.twolf/ref/sparc/linux/simple-atomic/stats.txt
@@ -4,23 +4,37 @@ sim_seconds 0.096723 # Nu
sim_ticks 96722951500 # Number of ticks simulated
final_tick 96722951500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1581365 # Simulator instruction rate (inst/s)
-host_op_rate 1581366 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 790687708 # Simulator tick rate (ticks/s)
-host_mem_usage 217932 # Number of bytes of host memory used
-host_seconds 122.33 # Real time elapsed on the host
+host_inst_rate 2785942 # Simulator instruction rate (inst/s)
+host_op_rate 2785945 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1392980356 # Simulator tick rate (ticks/s)
+host_mem_usage 218424 # Number of bytes of host memory used
+host_seconds 69.44 # Real time elapsed on the host
sim_insts 193444531 # Number of instructions simulated
sim_ops 193444769 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 997245606 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 773782192 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 72065412 # Number of bytes written to this memory
-system.physmem.num_reads 251180617 # Number of read requests responded to by this memory
-system.physmem.num_writes 18976439 # Number of write requests responded to by this memory
-system.physmem.num_other 22406 # Number of other requests responded to by this memory
-system.physmem.bw_read 10310330594 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 7999985319 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 745070440 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 11055401034 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 773782192 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 223463414 # Number of bytes read from this memory
+system.physmem.bytes_read::total 997245606 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 773782192 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 773782192 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 72065412 # Number of bytes written to this memory
+system.physmem.bytes_written::total 72065412 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 193445548 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 57735069 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 251180617 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 18976439 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 18976439 # Number of write requests responded to by this memory
+system.physmem.num_other::cpu.data 22406 # Number of other requests responded to by this memory
+system.physmem.num_other::total 22406 # Number of other requests responded to by this memory
+system.physmem.bw_read::cpu.inst 7999985319 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 2310345275 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 10310330594 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 7999985319 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 7999985319 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 745070440 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 745070440 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 7999985319 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 3055415715 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 11055401034 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 401 # Number of system calls
system.cpu.numCycles 193445904 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
diff --git a/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/config.ini b/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/config.ini
index af9f6c271..35d8a380c 100644
--- a/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/config.ini
+++ b/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/config.ini
@@ -143,9 +143,8 @@ cpu_side=system.cpu.toL2Bus.master[0]
mem_side=system.membus.slave[1]
[system.cpu.toL2Bus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
@@ -176,9 +175,8 @@ system=system
uid=100
[system.membus]
-type=Bus
+type=CoherentBus
block_size=64
-bus_id=0
clock=1000
header_cycles=1
use_default_range=false
diff --git a/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/simout b/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/simout
index f7fdf9677..8467606a8 100755
--- a/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/simout
+++ b/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/simout
@@ -1,9 +1,9 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 8 2012 15:05:42
-gem5 started May 8 2012 15:49:18
-gem5 executing on piton
+gem5 compiled Jun 4 2012 12:01:47
+gem5 started Jun 4 2012 15:02:43
+gem5 executing on zizzer
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/se/70.twolf/sparc/linux/simple-timing -re tests/run.py build/SPARC/tests/opt/long/se/70.twolf/sparc/linux/simple-timing
Couldn't unlink build/SPARC/tests/opt/long/se/70.twolf/sparc/linux/simple-timing/smred.sav
Couldn't unlink build/SPARC/tests/opt/long/se/70.twolf/sparc/linux/simple-timing/smred.sv2
diff --git a/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt b/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt
index 415ede7b3..170992582 100644
--- a/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/sparc/linux/simple-timing/stats.txt
@@ -4,22 +4,29 @@ sim_seconds 0.270577 # Nu
sim_ticks 270576960000 # Number of ticks simulated
final_tick 270576960000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 668557 # Simulator instruction rate (inst/s)
-host_op_rate 668558 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 935131366 # Simulator tick rate (ticks/s)
-host_mem_usage 226812 # Number of bytes of host memory used
-host_seconds 289.35 # Real time elapsed on the host
+host_inst_rate 1394951 # Simulator instruction rate (inst/s)
+host_op_rate 1394952 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1951161352 # Simulator tick rate (ticks/s)
+host_mem_usage 227304 # Number of bytes of host memory used
+host_seconds 138.67 # Real time elapsed on the host
sim_insts 193444531 # Number of instructions simulated
sim_ops 193444769 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 331072 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 230208 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 0 # Number of bytes written to this memory
-system.physmem.num_reads 5173 # Number of read requests responded to by this memory
-system.physmem.num_writes 0 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 1223578 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 850804 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total 1223578 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 230208 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 100864 # Number of bytes read from this memory
+system.physmem.bytes_read::total 331072 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 230208 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 230208 # Number of instructions bytes read from this memory
+system.physmem.num_reads::cpu.inst 3597 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 1576 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 5173 # Number of read requests responded to by this memory
+system.physmem.bw_read::cpu.inst 850804 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 372774 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 1223578 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 850804 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 850804 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 850804 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 372774 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 1223578 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 401 # Number of system calls
system.cpu.numCycles 541153920 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -77,11 +84,17 @@ system.cpu.icache.demand_accesses::total 193445549 # nu
system.cpu.icache.overall_accesses::cpu.inst 193445549 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 193445549 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000064 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000064 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000064 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000064 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000064 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000064 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 26294.433594 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 26294.433594 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 26294.433594 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 26294.433594 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 26294.433594 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 26294.433594 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -103,11 +116,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 286242000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 286242000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 286242000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000064 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000064 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000064 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000064 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000064 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000064 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 23294.433594 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23294.433594 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 23294.433594 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 23294.433594 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 23294.433594 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 23294.433594 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 2 # number of replacements
system.cpu.dcache.tagsinuse 1237.197455 # Cycle average of tags in use
@@ -159,15 +178,25 @@ system.cpu.dcache.demand_accesses::total 76711508 # nu
system.cpu.dcache.overall_accesses::cpu.data 76711508 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 76711508 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000009 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000009 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000057 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000057 # miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_miss_rate::cpu.data 0.000045 # miss rate for SwapReq accesses
+system.cpu.dcache.SwapReq_miss_rate::total 0.000045 # miss rate for SwapReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000021 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000021 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000021 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000021 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56000 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 56000 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56000 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 56000 # average WriteReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::cpu.data 56000 # average SwapReq miss latency
+system.cpu.dcache.SwapReq_avg_miss_latency::total 56000 # average SwapReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56000 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 56000 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56000 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 56000 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -199,15 +228,25 @@ system.cpu.dcache.demand_mshr_miss_latency::total 83475000
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 83475000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 83475000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000009 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000009 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000057 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000057 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::cpu.data 0.000045 # mshr miss rate for SwapReq accesses
+system.cpu.dcache.SwapReq_mshr_miss_rate::total 0.000045 # mshr miss rate for SwapReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000021 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000021 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000021 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000021 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 53000 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 53000 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53000 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53000 # average WriteReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::cpu.data 53000 # average SwapReq mshr miss latency
+system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 53000 # average SwapReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53000 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53000 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 2678.327135 # Cycle average of tags in use
@@ -267,18 +306,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 1576
system.cpu.l2cache.overall_accesses::total 13864 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.292725 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.320272 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.292725 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.373125 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.292725 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.373125 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -311,18 +358,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 63040000
system.cpu.l2cache.overall_mshr_miss_latency::total 206920000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.292725 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.320272 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.292725 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.373125 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.292725 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.373125 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout
index 59b747474..e9982c78d 100755
--- a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout
+++ b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/simout
@@ -1,10 +1,12 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:59
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 16:25:20
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing -re tests/run.py build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing
+Couldn't unlink build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing/smred.sav
+Couldn't unlink build/X86/tests/opt/long/se/70.twolf/x86/linux/o3-timing/smred.sv2
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
index 1d5121a0a..9505812e4 100644
--- a/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/x86/linux/o3-timing/stats.txt
@@ -4,22 +4,29 @@ sim_seconds 0.087752 # Nu
sim_ticks 87751730000 # Number of ticks simulated
final_tick 87751730000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 56809 # Simulator instruction rate (inst/s)
-host_op_rate 95217 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 37745520 # Simulator tick rate (ticks/s)
-host_mem_usage 259224 # Number of bytes of host memory used
-host_seconds 2324.83 # Real time elapsed on the host
+host_inst_rate 66952 # Simulator instruction rate (inst/s)
+host_op_rate 112217 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 44484510 # Simulator tick rate (ticks/s)
+host_mem_usage 236376 # Number of bytes of host memory used
+host_seconds 1972.64 # Real time elapsed on the host
sim_insts 132071227 # Number of instructions simulated
sim_ops 221363017 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 345024 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 219584 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 0 # Number of bytes written to this memory
-system.physmem.num_reads 5391 # Number of read requests responded to by this memory
-system.physmem.num_writes 0 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 3931820 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 2502332 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total 3931820 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 219584 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 125440 # Number of bytes read from this memory
+system.physmem.bytes_read::total 345024 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 219584 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 219584 # Number of instructions bytes read from this memory
+system.physmem.num_reads::cpu.inst 3431 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 1960 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 5391 # Number of read requests responded to by this memory
+system.physmem.bw_read::cpu.inst 2502332 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1429487 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 3931820 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 2502332 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 2502332 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 2502332 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 1429487 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 3931820 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 400 # Number of system calls
system.cpu.numCycles 175503461 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -323,11 +330,17 @@ system.cpu.icache.demand_accesses::total 25822554 # nu
system.cpu.icache.overall_accesses::cpu.inst 25822554 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 25822554 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000352 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000352 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000352 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000352 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000352 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000352 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20598.922248 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 20598.922248 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 20598.922248 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 20598.922248 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 20598.922248 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 20598.922248 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -355,11 +368,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 130634500
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 130634500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 130634500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000299 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000299 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000299 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000299 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000299 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000299 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 16908.426094 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16908.426094 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 16908.426094 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 16908.426094 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 16908.426094 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 16908.426094 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 56 # number of replacements
system.cpu.dcache.tagsinuse 1426.584624 # Cycle average of tags in use
@@ -403,13 +422,21 @@ system.cpu.dcache.demand_accesses::total 68644382 # nu
system.cpu.dcache.overall_accesses::cpu.data 68644382 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 68644382 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000016 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000016 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000084 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000084 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000036 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000036 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000036 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000036 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32154.792746 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 32154.792746 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37945.804196 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 37945.804196 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 36148.914791 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 36148.914791 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 36148.914791 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 36148.914791 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -445,13 +472,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 74414500
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 74414500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 74414500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000009 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000009 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000083 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000083 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000031 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000031 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000031 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000031 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32985.260771 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32985.260771 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34949.211909 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34949.211909 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34547.121634 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 34547.121634 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34547.121634 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 34547.121634 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 2579.336511 # Cycle average of tags in use
@@ -520,19 +555,28 @@ system.cpu.l2cache.overall_accesses::cpu.data 1999
system.cpu.l2cache.overall_accesses::total 9570 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.453177 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.929545 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.479341 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.994869 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.994869 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.453177 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.980490 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.563323 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.453177 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.980490 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.563323 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34251.967356 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34172.371638 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 34243.489583 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34168.923275 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34168.923275 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34251.967356 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34169.642857 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 34222.036728 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34251.967356 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34169.642857 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 34222.036728 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -569,20 +613,30 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 60787000
system.cpu.l2cache.overall_mshr_miss_latency::total 167227500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.453177 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.929545 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.479341 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.994869 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.994869 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.453177 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.980490 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.563323 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.453177 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.980490 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.563323 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31023.171087 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 30993.887531 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31020.052083 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31000 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31019.019987 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31019.019987 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31023.171087 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31013.775510 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31019.755147 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31023.171087 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31013.775510 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31019.755147 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
diff --git a/tests/long/se/70.twolf/ref/x86/linux/simple-atomic/simout b/tests/long/se/70.twolf/ref/x86/linux/simple-atomic/simout
index c6c7c62e1..f20b23119 100755
--- a/tests/long/se/70.twolf/ref/x86/linux/simple-atomic/simout
+++ b/tests/long/se/70.twolf/ref/x86/linux/simple-atomic/simout
@@ -1,10 +1,12 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:59
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 16:58:23
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-atomic -re tests/run.py build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-atomic
+Couldn't unlink build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-atomic/smred.sav
+Couldn't unlink build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-atomic/smred.sv2
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/70.twolf/ref/x86/linux/simple-atomic/stats.txt b/tests/long/se/70.twolf/ref/x86/linux/simple-atomic/stats.txt
index 98c43bfba..52d17f26b 100644
--- a/tests/long/se/70.twolf/ref/x86/linux/simple-atomic/stats.txt
+++ b/tests/long/se/70.twolf/ref/x86/linux/simple-atomic/stats.txt
@@ -4,23 +4,35 @@ sim_seconds 0.131393 # Nu
sim_ticks 131393100000 # Number of ticks simulated
final_tick 131393100000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 560372 # Simulator instruction rate (inst/s)
-host_op_rate 939232 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 557494351 # Simulator tick rate (ticks/s)
-host_mem_usage 246748 # Number of bytes of host memory used
-host_seconds 235.69 # Real time elapsed on the host
+host_inst_rate 1290267 # Simulator instruction rate (inst/s)
+host_op_rate 2162601 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1283641901 # Simulator tick rate (ticks/s)
+host_mem_usage 223844 # Number of bytes of host memory used
+host_seconds 102.36 # Real time elapsed on the host
sim_insts 132071228 # Number of instructions simulated
sim_ops 221363018 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 1698379042 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 1387955288 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 99822189 # Number of bytes written to this memory
-system.physmem.num_reads 230176419 # Number of read requests responded to by this memory
-system.physmem.num_writes 20515730 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 12925937831 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 10563380330 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_write 759721698 # Write bandwidth from this memory (bytes/s)
-system.physmem.bw_total 13685659529 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 1387955288 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 310423754 # Number of bytes read from this memory
+system.physmem.bytes_read::total 1698379042 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 1387955288 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1387955288 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::cpu.data 99822189 # Number of bytes written to this memory
+system.physmem.bytes_written::total 99822189 # Number of bytes written to this memory
+system.physmem.num_reads::cpu.inst 173494411 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 56682008 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 230176419 # Number of read requests responded to by this memory
+system.physmem.num_writes::cpu.data 20515730 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 20515730 # Number of write requests responded to by this memory
+system.physmem.bw_read::cpu.inst 10563380330 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 2362557501 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 12925937831 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 10563380330 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 10563380330 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 759721698 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 759721698 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 10563380330 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 3122279199 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 13685659529 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 400 # Number of system calls
system.cpu.numCycles 262786201 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
diff --git a/tests/long/se/70.twolf/ref/x86/linux/simple-timing/simout b/tests/long/se/70.twolf/ref/x86/linux/simple-timing/simout
index a97127599..3bc28071d 100755
--- a/tests/long/se/70.twolf/ref/x86/linux/simple-timing/simout
+++ b/tests/long/se/70.twolf/ref/x86/linux/simple-timing/simout
@@ -1,10 +1,12 @@
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled Jun 3 2012 13:30:44
-gem5 started Jun 3 2012 13:30:59
-gem5 executing on burrito
+gem5 compiled Jun 4 2012 13:44:28
+gem5 started Jun 4 2012 17:00:16
+gem5 executing on zizzer
command line: build/X86/gem5.opt -d build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-timing -re tests/run.py build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-timing
+Couldn't unlink build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-timing/smred.sav
+Couldn't unlink build/X86/tests/opt/long/se/70.twolf/x86/linux/simple-timing/smred.sv2
Global frequency set at 1000000000000 ticks per second
info: Entering event queue @ 0. Starting simulation...
diff --git a/tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt b/tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt
index 1165c8c9e..8ebc5f697 100644
--- a/tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt
+++ b/tests/long/se/70.twolf/ref/x86/linux/simple-timing/stats.txt
@@ -4,22 +4,29 @@ sim_seconds 0.250961 # Nu
sim_ticks 250960631000 # Number of ticks simulated
final_tick 250960631000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 361817 # Simulator instruction rate (inst/s)
-host_op_rate 606437 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 687521912 # Simulator tick rate (ticks/s)
-host_mem_usage 255672 # Number of bytes of host memory used
-host_seconds 365.02 # Real time elapsed on the host
+host_inst_rate 653434 # Simulator instruction rate (inst/s)
+host_op_rate 1095213 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 1241649233 # Simulator tick rate (ticks/s)
+host_mem_usage 232776 # Number of bytes of host memory used
+host_seconds 202.12 # Real time elapsed on the host
sim_insts 132071228 # Number of instructions simulated
sim_ops 221363018 # Number of ops (including micro ops) simulated
-system.physmem.bytes_read 303040 # Number of bytes read from this memory
-system.physmem.bytes_inst_read 181760 # Number of instructions bytes read from this memory
-system.physmem.bytes_written 0 # Number of bytes written to this memory
-system.physmem.num_reads 4735 # Number of read requests responded to by this memory
-system.physmem.num_writes 0 # Number of write requests responded to by this memory
-system.physmem.num_other 0 # Number of other requests responded to by this memory
-system.physmem.bw_read 1207520 # Total read bandwidth from this memory (bytes/s)
-system.physmem.bw_inst_read 724257 # Instruction read bandwidth from this memory (bytes/s)
-system.physmem.bw_total 1207520 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::cpu.inst 181760 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 121280 # Number of bytes read from this memory
+system.physmem.bytes_read::total 303040 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 181760 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 181760 # Number of instructions bytes read from this memory
+system.physmem.num_reads::cpu.inst 2840 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 1895 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 4735 # Number of read requests responded to by this memory
+system.physmem.bw_read::cpu.inst 724257 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 483263 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 1207520 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 724257 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 724257 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 724257 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 483263 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 1207520 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 400 # Number of system calls
system.cpu.numCycles 501921262 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
@@ -77,11 +84,17 @@ system.cpu.icache.demand_accesses::total 173494412 # nu
system.cpu.icache.overall_accesses::cpu.inst 173494412 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 173494412 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000027 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.000027 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000027 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.000027 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000027 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.000027 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 39420.856412 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 39420.856412 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 39420.856412 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 39420.856412 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 39420.856412 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 39420.856412 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -103,11 +116,17 @@ system.cpu.icache.demand_mshr_miss_latency::total 170928000
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 170928000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 170928000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000027 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000027 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000027 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000027 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 36414.145718 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36414.145718 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 36414.145718 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 36414.145718 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 36414.145718 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 36414.145718 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 41 # number of replacements
system.cpu.dcache.tagsinuse 1363.451495 # Cycle average of tags in use
@@ -151,13 +170,21 @@ system.cpu.dcache.demand_accesses::total 77197738 # nu
system.cpu.dcache.overall_accesses::cpu.data 77197738 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 77197738 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000006 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.000006 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000077 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.000077 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000025 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.000025 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000025 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.000025 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55107.033639 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 55107.033639 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55920.152091 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 55920.152091 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55780.577428 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 55780.577428 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55780.577428 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 55780.577428 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -185,13 +212,21 @@ system.cpu.dcache.demand_mshr_miss_latency::total 100546500
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 100546500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 100546500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000006 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000006 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000077 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000077 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000025 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.000025 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000025 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.000025 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 52105.504587 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 52105.504587 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52920.152091 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52920.152091 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 52780.314961 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 52780.314961 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 52780.314961 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 52780.314961 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 2058.168190 # Cycle average of tags in use
@@ -256,18 +291,26 @@ system.cpu.l2cache.overall_accesses::cpu.data 1905
system.cpu.l2cache.overall_accesses::total 6599 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.605028 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.978593 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.629357 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.998099 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.998099 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.605028 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.994751 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.717533 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.605028 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.994751 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.717533 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52004.929577 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52004.687500 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 52004.905063 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52004.929577 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000.791557 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 52003.273495 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52004.929577 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000.791557 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 52003.273495 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
@@ -300,18 +343,26 @@ system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 75800000
system.cpu.l2cache.overall_mshr_miss_latency::total 189400000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.605028 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.978593 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.629357 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.998099 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.998099 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.605028 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.994751 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.717533 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.605028 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.994751 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.717533 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------