diff options
Diffstat (limited to 'tests/quick/00.hello/ref/alpha')
| -rw-r--r-- | tests/quick/00.hello/ref/alpha/linux/o3-timing/m5stats.txt | 14 | ||||
| -rw-r--r-- | tests/quick/00.hello/ref/alpha/tru64/o3-timing/m5stats.txt | 16 |
2 files changed, 15 insertions, 15 deletions
diff --git a/tests/quick/00.hello/ref/alpha/linux/o3-timing/m5stats.txt b/tests/quick/00.hello/ref/alpha/linux/o3-timing/m5stats.txt index 0a0a4f78e..86aa4129f 100644 --- a/tests/quick/00.hello/ref/alpha/linux/o3-timing/m5stats.txt +++ b/tests/quick/00.hello/ref/alpha/linux/o3-timing/m5stats.txt @@ -8,10 +8,10 @@ global.BPredUnit.condIncorrect 415 # Nu global.BPredUnit.condPredicted 1270 # Number of conditional branches predicted global.BPredUnit.lookups 2195 # Number of BP lookups global.BPredUnit.usedRAS 306 # Number of times the RAS was used to get a target. -host_inst_rate 5017 # Simulator instruction rate (inst/s) +host_inst_rate 22780 # Simulator instruction rate (inst/s) host_mem_usage 154084 # Number of bytes of host memory used -host_seconds 1.12 # Real time elapsed on the host -host_tick_rate 3160160 # Simulator tick rate (ticks/s) +host_seconds 0.25 # Real time elapsed on the host +host_tick_rate 14337041 # Simulator tick rate (ticks/s) memdepunit.memDep.conflictingLoads 31 # Number of conflicting loads. memdepunit.memDep.conflictingStores 138 # Number of conflicting stores. memdepunit.memDep.insertedLoads 2061 # Number of loads inserted to the mem dependence unit. @@ -49,8 +49,8 @@ system.cpu.commit.commitNonSpecStalls 17 # Th system.cpu.commit.commitSquashedInsts 4458 # The number of squashed insts skipped by commit system.cpu.committedInsts 5623 # Number of Instructions Simulated system.cpu.committedInsts_total 5623 # Number of Instructions Simulated -system.cpu.cpi 630.179619 # CPI: Cycles Per Instruction -system.cpu.cpi_total 630.179619 # CPI: Total CPI of All Threads +system.cpu.cpi 1.260537 # CPI: Cycles Per Instruction +system.cpu.cpi_total 1.260537 # CPI: Total CPI of All Threads system.cpu.dcache.ReadReq_accesses 1516 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_avg_miss_latency 4941.176471 # average ReadReq miss latency system.cpu.dcache.ReadReq_avg_mshr_miss_latency 4361.386139 # average ReadReq mshr miss latency @@ -264,8 +264,8 @@ system.cpu.iew.lsq.thread.0.squashedStores 418 # system.cpu.iew.memOrderViolationEvents 68 # Number of memory order violations system.cpu.iew.predictedNotTakenIncorrect 284 # Number of branches that were predicted not taken incorrectly system.cpu.iew.predictedTakenIncorrect 109 # Number of branches that were predicted taken incorrectly -system.cpu.ipc 0.001587 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.001587 # IPC: Total IPC of All Threads +system.cpu.ipc 0.793313 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.793313 # IPC: Total IPC of All Threads system.cpu.iq.ISSUE:FU_type_0 8531 # Type of FU issued system.cpu.iq.ISSUE:FU_type_0.start_dist (null) 2 0.02% # Type of FU issued diff --git a/tests/quick/00.hello/ref/alpha/tru64/o3-timing/m5stats.txt b/tests/quick/00.hello/ref/alpha/tru64/o3-timing/m5stats.txt index cc70d3787..d3074bcf9 100644 --- a/tests/quick/00.hello/ref/alpha/tru64/o3-timing/m5stats.txt +++ b/tests/quick/00.hello/ref/alpha/tru64/o3-timing/m5stats.txt @@ -8,10 +8,10 @@ global.BPredUnit.condIncorrect 220 # Nu global.BPredUnit.condPredicted 427 # Number of conditional branches predicted global.BPredUnit.lookups 860 # Number of BP lookups global.BPredUnit.usedRAS 174 # Number of times the RAS was used to get a target. -host_inst_rate 32334 # Simulator instruction rate (inst/s) -host_mem_usage 153596 # Number of bytes of host memory used -host_seconds 0.07 # Real time elapsed on the host -host_tick_rate 21839716 # Simulator tick rate (ticks/s) +host_inst_rate 31252 # Simulator instruction rate (inst/s) +host_mem_usage 153592 # Number of bytes of host memory used +host_seconds 0.08 # Real time elapsed on the host +host_tick_rate 21107113 # Simulator tick rate (ticks/s) memdepunit.memDep.conflictingLoads 9 # Number of conflicting loads. memdepunit.memDep.conflictingStores 7 # Number of conflicting stores. memdepunit.memDep.insertedLoads 692 # Number of loads inserted to the mem dependence unit. @@ -49,8 +49,8 @@ system.cpu.commit.commitNonSpecStalls 4 # Th system.cpu.commit.commitSquashedInsts 1420 # The number of squashed insts skipped by commit system.cpu.committedInsts 2387 # Number of Instructions Simulated system.cpu.committedInsts_total 2387 # Number of Instructions Simulated -system.cpu.cpi 678.257227 # CPI: Cycles Per Instruction -system.cpu.cpi_total 678.257227 # CPI: Total CPI of All Threads +system.cpu.cpi 1.356933 # CPI: Cycles Per Instruction +system.cpu.cpi_total 1.356933 # CPI: Total CPI of All Threads system.cpu.dcache.ReadReq_accesses 537 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_avg_miss_latency 4625 # average ReadReq miss latency system.cpu.dcache.ReadReq_avg_mshr_miss_latency 3811.475410 # average ReadReq mshr miss latency @@ -264,8 +264,8 @@ system.cpu.iew.lsq.thread.0.squashedStores 91 # system.cpu.iew.memOrderViolationEvents 10 # Number of memory order violations system.cpu.iew.predictedNotTakenIncorrect 103 # Number of branches that were predicted not taken incorrectly system.cpu.iew.predictedTakenIncorrect 53 # Number of branches that were predicted taken incorrectly -system.cpu.ipc 0.001474 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.001474 # IPC: Total IPC of All Threads +system.cpu.ipc 0.736956 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.736956 # IPC: Total IPC of All Threads system.cpu.iq.ISSUE:FU_type_0 3377 # Type of FU issued system.cpu.iq.ISSUE:FU_type_0.start_dist (null) 0 0.00% # Type of FU issued |