summaryrefslogtreecommitdiff
path: root/tests/quick/00.hello/ref/arm/linux/simple-timing/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/00.hello/ref/arm/linux/simple-timing/stats.txt')
-rw-r--r--tests/quick/00.hello/ref/arm/linux/simple-timing/stats.txt10
1 files changed, 5 insertions, 5 deletions
diff --git a/tests/quick/00.hello/ref/arm/linux/simple-timing/stats.txt b/tests/quick/00.hello/ref/arm/linux/simple-timing/stats.txt
index c331a990a..06b8ada90 100644
--- a/tests/quick/00.hello/ref/arm/linux/simple-timing/stats.txt
+++ b/tests/quick/00.hello/ref/arm/linux/simple-timing/stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 4300 # Simulator instruction rate (inst/s)
-host_mem_usage 250076 # Number of bytes of host memory used
-host_seconds 1.32 # Real time elapsed on the host
-host_tick_rate 19945674 # Simulator tick rate (ticks/s)
+host_inst_rate 270959 # Simulator instruction rate (inst/s)
+host_mem_usage 250792 # Number of bytes of host memory used
+host_seconds 0.02 # Real time elapsed on the host
+host_tick_rate 1240926423 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 5682 # Number of instructions simulated
sim_seconds 0.000026 # Number of seconds simulated
@@ -244,7 +244,7 @@ system.cpu.numCycles 52722 # nu
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.num_busy_cycles 52722 # Number of busy cycles
-system.cpu.num_conditional_control_insts 775 # number of instructions that are conditional controls
+system.cpu.num_conditional_control_insts 793 # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses 16 # Number of float alu accesses
system.cpu.num_fp_insts 16 # number of float instructions
system.cpu.num_fp_register_reads 16 # number of times the floating registers were read