summaryrefslogtreecommitdiff
path: root/tests/quick/00.hello/ref/mips/linux/simple-timing/m5stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/00.hello/ref/mips/linux/simple-timing/m5stats.txt')
-rw-r--r--tests/quick/00.hello/ref/mips/linux/simple-timing/m5stats.txt8
1 files changed, 4 insertions, 4 deletions
diff --git a/tests/quick/00.hello/ref/mips/linux/simple-timing/m5stats.txt b/tests/quick/00.hello/ref/mips/linux/simple-timing/m5stats.txt
index cb408c2ca..c7e605dd3 100644
--- a/tests/quick/00.hello/ref/mips/linux/simple-timing/m5stats.txt
+++ b/tests/quick/00.hello/ref/mips/linux/simple-timing/m5stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 186969 # Simulator instruction rate (inst/s)
-host_mem_usage 180780 # Number of bytes of host memory used
+host_inst_rate 192479 # Simulator instruction rate (inst/s)
+host_mem_usage 197496 # Number of bytes of host memory used
host_seconds 0.03 # Real time elapsed on the host
-host_tick_rate 602814418 # Simulator tick rate (ticks/s)
+host_tick_rate 618816195 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 5656 # Number of instructions simulated
sim_seconds 0.000018 # Number of seconds simulated
@@ -224,7 +224,7 @@ system.cpu.l2cache.total_refs 2 # To
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks 0 # number of writebacks
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
-system.cpu.numCycles 18463000 # number of cpu cycles simulated
+system.cpu.numCycles 36926 # number of cpu cycles simulated
system.cpu.num_insts 5656 # Number of instructions executed
system.cpu.num_refs 2055 # Number of memory references
system.cpu.workload.PROG:num_syscalls 13 # Number of system calls