diff options
Diffstat (limited to 'tests/quick/01.hello-2T-smt/ref')
3 files changed, 372 insertions, 366 deletions
diff --git a/tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini b/tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini index fea709a4d..5a35877e6 100644 --- a/tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini +++ b/tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/config.ini @@ -99,10 +99,12 @@ type=BaseCache addr_range=0:18446744073709551615 assoc=2 block_size=64 +cpu_side_filter_ranges= hash_delay=1 latency=1000 lifo=false max_miss_count=0 +mem_side_filter_ranges= mshrs=10 prefetch_access=false prefetch_cache_check_push=true @@ -270,10 +272,12 @@ type=BaseCache addr_range=0:18446744073709551615 assoc=2 block_size=64 +cpu_side_filter_ranges= hash_delay=1 latency=1000 lifo=false max_miss_count=0 +mem_side_filter_ranges= mshrs=10 prefetch_access=false prefetch_cache_check_push=true @@ -304,10 +308,12 @@ type=BaseCache addr_range=0:18446744073709551615 assoc=2 block_size=64 +cpu_side_filter_ranges= hash_delay=1 latency=1000 lifo=false max_miss_count=0 +mem_side_filter_ranges= mshrs=10 prefetch_access=false prefetch_cache_check_push=true diff --git a/tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/m5stats.txt b/tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/m5stats.txt index 259a48483..5a48eb9ba 100644 --- a/tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/m5stats.txt +++ b/tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/m5stats.txt @@ -1,54 +1,54 @@ ---------- Begin Simulation Statistics ---------- global.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -global.BPredUnit.BTBHits 696 # Number of BTB hits -global.BPredUnit.BTBLookups 3444 # Number of BTB lookups -global.BPredUnit.RASInCorrect 120 # Number of incorrect RAS predictions. -global.BPredUnit.condIncorrect 1098 # Number of conditional branches incorrect -global.BPredUnit.condPredicted 2319 # Number of conditional branches predicted -global.BPredUnit.lookups 3987 # Number of BP lookups -global.BPredUnit.usedRAS 539 # Number of times the RAS was used to get a target. -host_inst_rate 43485 # Simulator instruction rate (inst/s) -host_mem_usage 155152 # Number of bytes of host memory used -host_seconds 0.26 # Real time elapsed on the host -host_tick_rate 19795862 # Simulator tick rate (ticks/s) +global.BPredUnit.BTBHits 691 # Number of BTB hits +global.BPredUnit.BTBLookups 3468 # Number of BTB lookups +global.BPredUnit.RASInCorrect 112 # Number of incorrect RAS predictions. +global.BPredUnit.condIncorrect 1111 # Number of conditional branches incorrect +global.BPredUnit.condPredicted 2334 # Number of conditional branches predicted +global.BPredUnit.lookups 4040 # Number of BP lookups +global.BPredUnit.usedRAS 559 # Number of times the RAS was used to get a target. +host_inst_rate 99825 # Simulator instruction rate (inst/s) +host_mem_usage 197616 # Number of bytes of host memory used +host_seconds 0.11 # Real time elapsed on the host +host_tick_rate 48783081 # Simulator tick rate (ticks/s) +memdepunit.memDep.conflictingLoads 19 # Number of conflicting loads. memdepunit.memDep.conflictingLoads 10 # Number of conflicting loads. -memdepunit.memDep.conflictingLoads 10 # Number of conflicting loads. -memdepunit.memDep.conflictingStores 48 # Number of conflicting stores. -memdepunit.memDep.conflictingStores 52 # Number of conflicting stores. -memdepunit.memDep.insertedLoads 1908 # Number of loads inserted to the mem dependence unit. -memdepunit.memDep.insertedLoads 1873 # Number of loads inserted to the mem dependence unit. -memdepunit.memDep.insertedStores 1098 # Number of stores inserted to the mem dependence unit. -memdepunit.memDep.insertedStores 1086 # Number of stores inserted to the mem dependence unit. +memdepunit.memDep.conflictingStores 44 # Number of conflicting stores. +memdepunit.memDep.conflictingStores 38 # Number of conflicting stores. +memdepunit.memDep.insertedLoads 1952 # Number of loads inserted to the mem dependence unit. +memdepunit.memDep.insertedLoads 1960 # Number of loads inserted to the mem dependence unit. +memdepunit.memDep.insertedStores 1112 # Number of stores inserted to the mem dependence unit. +memdepunit.memDep.insertedStores 1121 # Number of stores inserted to the mem dependence unit. sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 11247 # Number of instructions simulated -sim_seconds 0.000005 # Number of seconds simulated -sim_ticks 5126000 # Number of ticks simulated +sim_seconds 0.000006 # Number of seconds simulated +sim_ticks 5506000 # Number of ticks simulated system.cpu.commit.COM:branches 1724 # Number of branches committed system.cpu.commit.COM:branches_0 862 # Number of branches committed system.cpu.commit.COM:branches_1 862 # Number of branches committed -system.cpu.commit.COM:bw_lim_events 164 # number cycles where commit BW limit reached +system.cpu.commit.COM:bw_lim_events 153 # number cycles where commit BW limit reached system.cpu.commit.COM:bw_limited 0 # number of insts not committed due to BW limits system.cpu.commit.COM:bw_limited_0 0 # number of insts not committed due to BW limits system.cpu.commit.COM:bw_limited_1 0 # number of insts not committed due to BW limits system.cpu.commit.COM:committed_per_cycle.start_dist # Number of insts commited each cycle -system.cpu.commit.COM:committed_per_cycle.samples 10208 +system.cpu.commit.COM:committed_per_cycle.samples 10938 system.cpu.commit.COM:committed_per_cycle.min_value 0 - 0 5629 5514.30% - 1 2071 2028.80% - 2 984 963.95% - 3 471 461.40% - 4 357 349.73% - 5 228 223.35% - 6 179 175.35% - 7 125 122.45% - 8 164 160.66% + 0 6318 5776.19% + 1 2129 1946.43% + 2 954 872.19% + 3 501 458.04% + 4 328 299.87% + 5 233 213.02% + 6 214 195.65% + 7 108 98.74% + 8 153 139.88% system.cpu.commit.COM:committed_per_cycle.max_value 8 system.cpu.commit.COM:committed_per_cycle.end_dist system.cpu.commit.COM:count 11281 # Number of instructions committed -system.cpu.commit.COM:count_0 5640 # Number of instructions committed -system.cpu.commit.COM:count_1 5641 # Number of instructions committed +system.cpu.commit.COM:count_0 5641 # Number of instructions committed +system.cpu.commit.COM:count_1 5640 # Number of instructions committed system.cpu.commit.COM:loads 1958 # Number of loads committed system.cpu.commit.COM:loads_0 979 # Number of loads committed system.cpu.commit.COM:loads_1 979 # Number of loads committed @@ -61,89 +61,89 @@ system.cpu.commit.COM:refs_1 1791 # Nu system.cpu.commit.COM:swp_count 0 # Number of s/w prefetches committed system.cpu.commit.COM:swp_count_0 0 # Number of s/w prefetches committed system.cpu.commit.COM:swp_count_1 0 # Number of s/w prefetches committed -system.cpu.commit.branchMispredicts 852 # The number of times a branch was mispredicted +system.cpu.commit.branchMispredicts 859 # The number of times a branch was mispredicted system.cpu.commit.commitCommittedInsts 11281 # The number of committed instructions system.cpu.commit.commitNonSpecStalls 34 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.commitSquashedInsts 7556 # The number of squashed insts skipped by commit -system.cpu.committedInsts_0 5623 # Number of Instructions Simulated -system.cpu.committedInsts_1 5624 # Number of Instructions Simulated +system.cpu.commit.commitSquashedInsts 8029 # The number of squashed insts skipped by commit +system.cpu.committedInsts_0 5624 # Number of Instructions Simulated +system.cpu.committedInsts_1 5623 # Number of Instructions Simulated system.cpu.committedInsts_total 11247 # Number of Instructions Simulated -system.cpu.cpi_0 1.822870 # CPI: Cycles Per Instruction -system.cpu.cpi_1 1.822546 # CPI: Cycles Per Instruction -system.cpu.cpi_total 0.911354 # CPI: Total CPI of All Threads -system.cpu.dcache.ReadReq_accesses 2898 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses_0 2898 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_avg_miss_latency_0 10388.059701 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency_0 7328.358209 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_hits 2697 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits_0 2697 # number of ReadReq hits -system.cpu.dcache.ReadReq_miss_latency 2088000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency_0 2088000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_rate_0 0.069358 # miss rate for ReadReq accesses +system.cpu.cpi_0 1.952703 # CPI: Cycles Per Instruction +system.cpu.cpi_1 1.953050 # CPI: Cycles Per Instruction +system.cpu.cpi_total 0.976438 # CPI: Total CPI of All Threads +system.cpu.dcache.ReadReq_accesses 2963 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses_0 2963 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_avg_miss_latency_0 12228.855721 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency_0 7833.333333 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_hits 2762 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits_0 2762 # number of ReadReq hits +system.cpu.dcache.ReadReq_miss_latency 2458000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency_0 2458000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_rate_0 0.067837 # miss rate for ReadReq accesses system.cpu.dcache.ReadReq_misses 201 # number of ReadReq misses system.cpu.dcache.ReadReq_misses_0 201 # number of ReadReq misses -system.cpu.dcache.ReadReq_mshr_hits 74 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits_0 74 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_miss_latency 1473000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency_0 1473000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate_0 0.069358 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_hits 75 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits_0 75 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_miss_latency 1574500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency_0 1574500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate_0 0.067837 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_misses 201 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses_0 201 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_accesses 1265 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses_0 1265 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_avg_miss_latency_0 16353.448276 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency_0 5663.793103 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_hits 1091 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits_0 1091 # number of WriteReq hits -system.cpu.dcache.WriteReq_miss_latency 2845500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency_0 2845500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_rate_0 0.137549 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_accesses 1252 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses_0 1252 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_avg_miss_latency_0 21841.954023 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency_0 6695.402299 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_hits 1078 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits_0 1078 # number of WriteReq hits +system.cpu.dcache.WriteReq_miss_latency 3800500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency_0 3800500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_rate_0 0.138978 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_misses 174 # number of WriteReq misses system.cpu.dcache.WriteReq_misses_0 174 # number of WriteReq misses -system.cpu.dcache.WriteReq_mshr_hits 359 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits_0 359 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_miss_latency 985500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency_0 985500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_rate_0 0.137549 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_hits 372 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits_0 372 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_miss_latency 1165000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency_0 1165000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_rate_0 0.138978 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_misses 174 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses_0 174 # number of WriteReq MSHR misses system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked -system.cpu.dcache.avg_refs 10.997118 # Average number of references to valid blocks. +system.cpu.dcache.avg_refs 11.146974 # Average number of references to valid blocks. system.cpu.dcache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.demand_accesses 4163 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses_0 4163 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses 4215 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses_0 4215 # number of demand (read+write) accesses system.cpu.dcache.demand_accesses_1 0 # number of demand (read+write) accesses system.cpu.dcache.demand_avg_miss_latency <err: div-0> # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency_0 13156 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency_0 16689.333333 # average overall miss latency system.cpu.dcache.demand_avg_miss_latency_1 <err: div-0> # average overall miss latency system.cpu.dcache.demand_avg_mshr_miss_latency <err: div-0> # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency_0 6556 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency_0 7305.333333 # average overall mshr miss latency system.cpu.dcache.demand_avg_mshr_miss_latency_1 <err: div-0> # average overall mshr miss latency -system.cpu.dcache.demand_hits 3788 # number of demand (read+write) hits -system.cpu.dcache.demand_hits_0 3788 # number of demand (read+write) hits +system.cpu.dcache.demand_hits 3840 # number of demand (read+write) hits +system.cpu.dcache.demand_hits_0 3840 # number of demand (read+write) hits system.cpu.dcache.demand_hits_1 0 # number of demand (read+write) hits -system.cpu.dcache.demand_miss_latency 4933500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency_0 4933500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency 6258500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency_0 6258500 # number of demand (read+write) miss cycles system.cpu.dcache.demand_miss_latency_1 0 # number of demand (read+write) miss cycles system.cpu.dcache.demand_miss_rate <err: div-0> # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate_0 0.090079 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate_0 0.088968 # miss rate for demand accesses system.cpu.dcache.demand_miss_rate_1 <err: div-0> # miss rate for demand accesses system.cpu.dcache.demand_misses 375 # number of demand (read+write) misses system.cpu.dcache.demand_misses_0 375 # number of demand (read+write) misses system.cpu.dcache.demand_misses_1 0 # number of demand (read+write) misses -system.cpu.dcache.demand_mshr_hits 433 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits_0 433 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits 447 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits_0 447 # number of demand (read+write) MSHR hits system.cpu.dcache.demand_mshr_hits_1 0 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_miss_latency 2458500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency_0 2458500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency 2739500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency_0 2739500 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.demand_mshr_miss_latency_1 0 # number of demand (read+write) MSHR miss cycles system.cpu.dcache.demand_mshr_miss_rate <err: div-0> # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate_0 0.090079 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate_0 0.088968 # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_miss_rate_1 <err: div-0> # mshr miss rate for demand accesses system.cpu.dcache.demand_mshr_misses 375 # number of demand (read+write) MSHR misses system.cpu.dcache.demand_mshr_misses_0 375 # number of demand (read+write) MSHR misses @@ -153,38 +153,38 @@ system.cpu.dcache.mshr_cap_events 0 # nu system.cpu.dcache.mshr_cap_events_0 0 # number of times MSHR cap was activated system.cpu.dcache.mshr_cap_events_1 0 # number of times MSHR cap was activated system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.overall_accesses 4163 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses_0 4163 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses 4215 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses_0 4215 # number of overall (read+write) accesses system.cpu.dcache.overall_accesses_1 0 # number of overall (read+write) accesses system.cpu.dcache.overall_avg_miss_latency <err: div-0> # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency_0 13156 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency_0 16689.333333 # average overall miss latency system.cpu.dcache.overall_avg_miss_latency_1 <err: div-0> # average overall miss latency system.cpu.dcache.overall_avg_mshr_miss_latency <err: div-0> # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency_0 6556 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency_0 7305.333333 # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_miss_latency_1 <err: div-0> # average overall mshr miss latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency_0 <err: div-0> # average overall mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency_1 <err: div-0> # average overall mshr uncacheable latency -system.cpu.dcache.overall_hits 3788 # number of overall hits -system.cpu.dcache.overall_hits_0 3788 # number of overall hits +system.cpu.dcache.overall_hits 3840 # number of overall hits +system.cpu.dcache.overall_hits_0 3840 # number of overall hits system.cpu.dcache.overall_hits_1 0 # number of overall hits -system.cpu.dcache.overall_miss_latency 4933500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency_0 4933500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency 6258500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency_0 6258500 # number of overall miss cycles system.cpu.dcache.overall_miss_latency_1 0 # number of overall miss cycles system.cpu.dcache.overall_miss_rate <err: div-0> # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate_0 0.090079 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate_0 0.088968 # miss rate for overall accesses system.cpu.dcache.overall_miss_rate_1 <err: div-0> # miss rate for overall accesses system.cpu.dcache.overall_misses 375 # number of overall misses system.cpu.dcache.overall_misses_0 375 # number of overall misses system.cpu.dcache.overall_misses_1 0 # number of overall misses -system.cpu.dcache.overall_mshr_hits 433 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits_0 433 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits 447 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits_0 447 # number of overall MSHR hits system.cpu.dcache.overall_mshr_hits_1 0 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_miss_latency 2458500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency_0 2458500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency 2739500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency_0 2739500 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_latency_1 0 # number of overall MSHR miss cycles system.cpu.dcache.overall_mshr_miss_rate <err: div-0> # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate_0 0.090079 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate_0 0.088968 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate_1 <err: div-0> # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_misses 375 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses_0 375 # number of overall MSHR misses @@ -211,145 +211,145 @@ system.cpu.dcache.sampled_refs 347 # Sa system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.dcache.soft_prefetch_mshr_full_0 0 # number of mshr full events for SW prefetching instrutions system.cpu.dcache.soft_prefetch_mshr_full_1 0 # number of mshr full events for SW prefetching instrutions -system.cpu.dcache.tagsinuse 222.253048 # Cycle average of tags in use -system.cpu.dcache.total_refs 3816 # Total number of references to valid blocks. +system.cpu.dcache.tagsinuse 219.667658 # Cycle average of tags in use +system.cpu.dcache.total_refs 3868 # Total number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.dcache.writebacks 0 # number of writebacks system.cpu.dcache.writebacks_0 0 # number of writebacks system.cpu.dcache.writebacks_1 0 # number of writebacks -system.cpu.decode.DECODE:BlockedCycles 1825 # Number of cycles decode is blocked -system.cpu.decode.DECODE:BranchMispred 258 # Number of times decode detected a branch misprediction -system.cpu.decode.DECODE:BranchResolved 356 # Number of times decode resolved a branch -system.cpu.decode.DECODE:DecodedInsts 21887 # Number of instructions handled by decode -system.cpu.decode.DECODE:IdleCycles 13153 # Number of cycles decode is idle -system.cpu.decode.DECODE:RunCycles 3652 # Number of cycles decode is running -system.cpu.decode.DECODE:SquashCycles 1444 # Number of cycles decode is squashing -system.cpu.decode.DECODE:SquashedInsts 304 # Number of squashed instructions handled by decode -system.cpu.decode.DECODE:UnblockCycles 187 # Number of cycles decode is unblocking -system.cpu.fetch.Branches 3987 # Number of branches that fetch encountered -system.cpu.fetch.CacheLines 2956 # Number of cache lines fetched -system.cpu.fetch.Cycles 6947 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.IcacheSquashes 423 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.Insts 24040 # Number of instructions fetch has processed -system.cpu.fetch.SquashCycles 1159 # Number of cycles fetch has spent squashing -system.cpu.fetch.branchRate 0.388976 # Number of branch fetches per cycle -system.cpu.fetch.icacheStallCycles 2956 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.predictedBranches 1235 # Number of branches that fetch has predicted taken -system.cpu.fetch.rate 2.345366 # Number of inst fetches per cycle +system.cpu.decode.DECODE:BlockedCycles 1907 # Number of cycles decode is blocked +system.cpu.decode.DECODE:BranchMispred 262 # Number of times decode detected a branch misprediction +system.cpu.decode.DECODE:BranchResolved 358 # Number of times decode resolved a branch +system.cpu.decode.DECODE:DecodedInsts 22173 # Number of instructions handled by decode +system.cpu.decode.DECODE:IdleCycles 14421 # Number of cycles decode is idle +system.cpu.decode.DECODE:RunCycles 3707 # Number of cycles decode is running +system.cpu.decode.DECODE:SquashCycles 1515 # Number of cycles decode is squashing +system.cpu.decode.DECODE:SquashedInsts 340 # Number of squashed instructions handled by decode +system.cpu.decode.DECODE:UnblockCycles 183 # Number of cycles decode is unblocking +system.cpu.fetch.Branches 4040 # Number of branches that fetch encountered +system.cpu.fetch.CacheLines 2997 # Number of cache lines fetched +system.cpu.fetch.Cycles 7042 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.IcacheSquashes 442 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.Insts 24368 # Number of instructions fetch has processed +system.cpu.fetch.SquashCycles 1175 # Number of cycles fetch has spent squashing +system.cpu.fetch.branchRate 0.367875 # Number of branch fetches per cycle +system.cpu.fetch.icacheStallCycles 2997 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.predictedBranches 1250 # Number of branches that fetch has predicted taken +system.cpu.fetch.rate 2.218904 # Number of inst fetches per cycle system.cpu.fetch.rateDist.start_dist # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist.samples 10250 +system.cpu.fetch.rateDist.samples 10982 system.cpu.fetch.rateDist.min_value 0 - 0 6260 6107.32% - 1 296 288.78% - 2 229 223.41% - 3 268 261.46% - 4 338 329.76% - 5 294 286.83% - 6 303 295.61% - 7 254 247.80% - 8 2008 1959.02% + 0 6938 6317.61% + 1 305 277.73% + 2 235 213.99% + 3 261 237.66% + 4 343 312.33% + 5 297 270.44% + 6 304 276.82% + 7 263 239.48% + 8 2036 1853.94% system.cpu.fetch.rateDist.max_value 8 system.cpu.fetch.rateDist.end_dist -system.cpu.icache.ReadReq_accesses 2906 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses_0 2906 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_avg_miss_latency_0 6488.691438 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency_0 5218.093700 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_hits 2287 # number of ReadReq hits -system.cpu.icache.ReadReq_hits_0 2287 # number of ReadReq hits -system.cpu.icache.ReadReq_miss_latency 4016500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency_0 4016500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_rate_0 0.213008 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_misses 619 # number of ReadReq misses -system.cpu.icache.ReadReq_misses_0 619 # number of ReadReq misses -system.cpu.icache.ReadReq_mshr_hits 50 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits_0 50 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_miss_latency 3230000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency_0 3230000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate_0 0.213008 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_misses 619 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses_0 619 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_accesses 2933 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses_0 2933 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_avg_miss_latency_0 8509.630819 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency_0 6073.033708 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_hits 2310 # number of ReadReq hits +system.cpu.icache.ReadReq_hits_0 2310 # number of ReadReq hits +system.cpu.icache.ReadReq_miss_latency 5301500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency_0 5301500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_rate_0 0.212411 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_misses 623 # number of ReadReq misses +system.cpu.icache.ReadReq_misses_0 623 # number of ReadReq misses +system.cpu.icache.ReadReq_mshr_hits 64 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits_0 64 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_miss_latency 3783500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency_0 3783500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate_0 0.212411 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_misses 623 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses_0 623 # number of ReadReq MSHR misses system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked -system.cpu.icache.avg_refs 3.694669 # Average number of references to valid blocks. +system.cpu.icache.avg_refs 3.707865 # Average number of references to valid blocks. system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.demand_accesses 2906 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses_0 2906 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses 2933 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses_0 2933 # number of demand (read+write) accesses system.cpu.icache.demand_accesses_1 0 # number of demand (read+write) accesses system.cpu.icache.demand_avg_miss_latency <err: div-0> # average overall miss latency -system.cpu.icache.demand_avg_miss_latency_0 6488.691438 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency_0 8509.630819 # average overall miss latency system.cpu.icache.demand_avg_miss_latency_1 <err: div-0> # average overall miss latency system.cpu.icache.demand_avg_mshr_miss_latency <err: div-0> # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency_0 5218.093700 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency_0 6073.033708 # average overall mshr miss latency system.cpu.icache.demand_avg_mshr_miss_latency_1 <err: div-0> # average overall mshr miss latency -system.cpu.icache.demand_hits 2287 # number of demand (read+write) hits -system.cpu.icache.demand_hits_0 2287 # number of demand (read+write) hits +system.cpu.icache.demand_hits 2310 # number of demand (read+write) hits +system.cpu.icache.demand_hits_0 2310 # number of demand (read+write) hits system.cpu.icache.demand_hits_1 0 # number of demand (read+write) hits -system.cpu.icache.demand_miss_latency 4016500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency_0 4016500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency 5301500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency_0 5301500 # number of demand (read+write) miss cycles system.cpu.icache.demand_miss_latency_1 0 # number of demand (read+write) miss cycles system.cpu.icache.demand_miss_rate <err: div-0> # miss rate for demand accesses -system.cpu.icache.demand_miss_rate_0 0.213008 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate_0 0.212411 # miss rate for demand accesses system.cpu.icache.demand_miss_rate_1 <err: div-0> # miss rate for demand accesses -system.cpu.icache.demand_misses 619 # number of demand (read+write) misses -system.cpu.icache.demand_misses_0 619 # number of demand (read+write) misses +system.cpu.icache.demand_misses 623 # number of demand (read+write) misses +system.cpu.icache.demand_misses_0 623 # number of demand (read+write) misses system.cpu.icache.demand_misses_1 0 # number of demand (read+write) misses -system.cpu.icache.demand_mshr_hits 50 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits_0 50 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits 64 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits_0 64 # number of demand (read+write) MSHR hits system.cpu.icache.demand_mshr_hits_1 0 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_miss_latency 3230000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency_0 3230000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency 3783500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency_0 3783500 # number of demand (read+write) MSHR miss cycles system.cpu.icache.demand_mshr_miss_latency_1 0 # number of demand (read+write) MSHR miss cycles system.cpu.icache.demand_mshr_miss_rate <err: div-0> # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate_0 0.213008 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate_0 0.212411 # mshr miss rate for demand accesses system.cpu.icache.demand_mshr_miss_rate_1 <err: div-0> # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_misses 619 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses_0 619 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses 623 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses_0 623 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses_1 0 # number of demand (read+write) MSHR misses system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.icache.mshr_cap_events_0 0 # number of times MSHR cap was activated system.cpu.icache.mshr_cap_events_1 0 # number of times MSHR cap was activated system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.icache.overall_accesses 2906 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses_0 2906 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses 2933 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses_0 2933 # number of overall (read+write) accesses system.cpu.icache.overall_accesses_1 0 # number of overall (read+write) accesses system.cpu.icache.overall_avg_miss_latency <err: div-0> # average overall miss latency -system.cpu.icache.overall_avg_miss_latency_0 6488.691438 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency_0 8509.630819 # average overall miss latency system.cpu.icache.overall_avg_miss_latency_1 <err: div-0> # average overall miss latency system.cpu.icache.overall_avg_mshr_miss_latency <err: div-0> # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency_0 5218.093700 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency_0 6073.033708 # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_miss_latency_1 <err: div-0> # average overall mshr miss latency system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency_0 <err: div-0> # average overall mshr uncacheable latency system.cpu.icache.overall_avg_mshr_uncacheable_latency_1 <err: div-0> # average overall mshr uncacheable latency -system.cpu.icache.overall_hits 2287 # number of overall hits -system.cpu.icache.overall_hits_0 2287 # number of overall hits +system.cpu.icache.overall_hits 2310 # number of overall hits +system.cpu.icache.overall_hits_0 2310 # number of overall hits system.cpu.icache.overall_hits_1 0 # number of overall hits -system.cpu.icache.overall_miss_latency 4016500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency_0 4016500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency 5301500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency_0 5301500 # number of overall miss cycles system.cpu.icache.overall_miss_latency_1 0 # number of overall miss cycles system.cpu.icache.overall_miss_rate <err: div-0> # miss rate for overall accesses -system.cpu.icache.overall_miss_rate_0 0.213008 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate_0 0.212411 # miss rate for overall accesses system.cpu.icache.overall_miss_rate_1 <err: div-0> # miss rate for overall accesses -system.cpu.icache.overall_misses 619 # number of overall misses -system.cpu.icache.overall_misses_0 619 # number of overall misses +system.cpu.icache.overall_misses 623 # number of overall misses +system.cpu.icache.overall_misses_0 623 # number of overall misses system.cpu.icache.overall_misses_1 0 # number of overall misses -system.cpu.icache.overall_mshr_hits 50 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits_0 50 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits 64 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits_0 64 # number of overall MSHR hits system.cpu.icache.overall_mshr_hits_1 0 # number of overall MSHR hits -system.cpu.icache.overall_mshr_miss_latency 3230000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency_0 3230000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency 3783500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency_0 3783500 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_miss_latency_1 0 # number of overall MSHR miss cycles system.cpu.icache.overall_mshr_miss_rate <err: div-0> # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate_0 0.213008 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate_0 0.212411 # mshr miss rate for overall accesses system.cpu.icache.overall_mshr_miss_rate_1 <err: div-0> # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_misses 619 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses_0 619 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses 623 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses_0 623 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses_1 0 # number of overall MSHR misses system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.icache.overall_mshr_uncacheable_latency_0 0 # number of overall MSHR uncacheable cycles @@ -369,104 +369,104 @@ system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.icache.replacements 9 # number of replacements system.cpu.icache.replacements_0 9 # number of replacements system.cpu.icache.replacements_1 0 # number of replacements -system.cpu.icache.sampled_refs 619 # Sample count of references to valid blocks. +system.cpu.icache.sampled_refs 623 # Sample count of references to valid blocks. system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.icache.soft_prefetch_mshr_full_0 0 # number of mshr full events for SW prefetching instrutions system.cpu.icache.soft_prefetch_mshr_full_1 0 # number of mshr full events for SW prefetching instrutions -system.cpu.icache.tagsinuse 320.555850 # Cycle average of tags in use -system.cpu.icache.total_refs 2287 # Total number of references to valid blocks. +system.cpu.icache.tagsinuse 319.917416 # Cycle average of tags in use +system.cpu.icache.total_refs 2310 # Total number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.icache.writebacks 0 # number of writebacks system.cpu.icache.writebacks_0 0 # number of writebacks system.cpu.icache.writebacks_1 0 # number of writebacks -system.cpu.idleCycles 2997 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.iew.EXEC:branches 2346 # Number of branches executed -system.cpu.iew.EXEC:branches_0 1165 # Number of branches executed +system.cpu.idleCycles 18494 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.iew.EXEC:branches 2371 # Number of branches executed +system.cpu.iew.EXEC:branches_0 1190 # Number of branches executed system.cpu.iew.EXEC:branches_1 1181 # Number of branches executed -system.cpu.iew.EXEC:nop 71 # number of nop insts executed -system.cpu.iew.EXEC:nop_0 37 # number of nop insts executed -system.cpu.iew.EXEC:nop_1 34 # number of nop insts executed -system.cpu.iew.EXEC:rate 1.504390 # Inst execution rate -system.cpu.iew.EXEC:refs 4985 # number of memory reference insts executed -system.cpu.iew.EXEC:refs_0 2501 # number of memory reference insts executed -system.cpu.iew.EXEC:refs_1 2484 # number of memory reference insts executed -system.cpu.iew.EXEC:stores 1875 # Number of stores executed -system.cpu.iew.EXEC:stores_0 943 # Number of stores executed -system.cpu.iew.EXEC:stores_1 932 # Number of stores executed +system.cpu.iew.EXEC:nop 73 # number of nop insts executed +system.cpu.iew.EXEC:nop_0 36 # number of nop insts executed +system.cpu.iew.EXEC:nop_1 37 # number of nop insts executed +system.cpu.iew.EXEC:rate 1.425514 # Inst execution rate +system.cpu.iew.EXEC:refs 5064 # number of memory reference insts executed +system.cpu.iew.EXEC:refs_0 2541 # number of memory reference insts executed +system.cpu.iew.EXEC:refs_1 2523 # number of memory reference insts executed +system.cpu.iew.EXEC:stores 1883 # Number of stores executed +system.cpu.iew.EXEC:stores_0 944 # Number of stores executed +system.cpu.iew.EXEC:stores_1 939 # Number of stores executed system.cpu.iew.EXEC:swp 0 # number of swp insts executed system.cpu.iew.EXEC:swp_0 0 # number of swp insts executed system.cpu.iew.EXEC:swp_1 0 # number of swp insts executed -system.cpu.iew.WB:consumers 10076 # num instructions consuming a value -system.cpu.iew.WB:consumers_0 5067 # num instructions consuming a value -system.cpu.iew.WB:consumers_1 5009 # num instructions consuming a value -system.cpu.iew.WB:count 14858 # cumulative count of insts written-back -system.cpu.iew.WB:count_0 7442 # cumulative count of insts written-back -system.cpu.iew.WB:count_1 7416 # cumulative count of insts written-back -system.cpu.iew.WB:fanout 1.533770 # average fanout of values written-back -system.cpu.iew.WB:fanout_0 0.764555 # average fanout of values written-back -system.cpu.iew.WB:fanout_1 0.769215 # average fanout of values written-back +system.cpu.iew.WB:consumers 10238 # num instructions consuming a value +system.cpu.iew.WB:consumers_0 5115 # num instructions consuming a value +system.cpu.iew.WB:consumers_1 5123 # num instructions consuming a value +system.cpu.iew.WB:count 15036 # cumulative count of insts written-back +system.cpu.iew.WB:count_0 7510 # cumulative count of insts written-back +system.cpu.iew.WB:count_1 7526 # cumulative count of insts written-back +system.cpu.iew.WB:fanout 1.535845 # average fanout of values written-back +system.cpu.iew.WB:fanout_0 0.766960 # average fanout of values written-back +system.cpu.iew.WB:fanout_1 0.768885 # average fanout of values written-back system.cpu.iew.WB:penalized 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.WB:penalized_0 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.WB:penalized_1 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.WB:penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.iew.WB:penalized_rate_0 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.iew.WB:penalized_rate_1 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.iew.WB:producers 7727 # num instructions producing a value -system.cpu.iew.WB:producers_0 3874 # num instructions producing a value -system.cpu.iew.WB:producers_1 3853 # num instructions producing a value -system.cpu.iew.WB:rate 1.449561 # insts written-back per cycle -system.cpu.iew.WB:rate_0 0.726049 # insts written-back per cycle -system.cpu.iew.WB:rate_1 0.723512 # insts written-back per cycle -system.cpu.iew.WB:sent 14990 # cumulative count of insts sent to commit -system.cpu.iew.WB:sent_0 7512 # cumulative count of insts sent to commit -system.cpu.iew.WB:sent_1 7478 # cumulative count of insts sent to commit -system.cpu.iew.branchMispredicts 976 # Number of branch mispredicts detected at execute +system.cpu.iew.WB:producers 7862 # num instructions producing a value +system.cpu.iew.WB:producers_0 3923 # num instructions producing a value +system.cpu.iew.WB:producers_1 3939 # num instructions producing a value +system.cpu.iew.WB:rate 1.369150 # insts written-back per cycle +system.cpu.iew.WB:rate_0 0.683846 # insts written-back per cycle +system.cpu.iew.WB:rate_1 0.685303 # insts written-back per cycle +system.cpu.iew.WB:sent 15186 # cumulative count of insts sent to commit +system.cpu.iew.WB:sent_0 7583 # cumulative count of insts sent to commit +system.cpu.iew.WB:sent_1 7603 # cumulative count of insts sent to commit +system.cpu.iew.branchMispredicts 992 # Number of branch mispredicts detected at execute system.cpu.iew.iewBlockCycles 8 # Number of cycles IEW is blocking -system.cpu.iew.iewDispLoadInsts 3781 # Number of dispatched load instructions +system.cpu.iew.iewDispLoadInsts 3912 # Number of dispatched load instructions system.cpu.iew.iewDispNonSpecInsts 42 # Number of dispatched non-speculative instructions -system.cpu.iew.iewDispSquashedInsts 481 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispStoreInsts 2184 # Number of dispatched store instructions -system.cpu.iew.iewDispatchedInsts 18854 # Number of instructions dispatched to IQ -system.cpu.iew.iewExecLoadInsts 3110 # Number of load instructions executed -system.cpu.iew.iewExecLoadInsts_0 1558 # Number of load instructions executed -system.cpu.iew.iewExecLoadInsts_1 1552 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 865 # Number of squashed instructions skipped in execute -system.cpu.iew.iewExecutedInsts 15420 # Number of executed instructions -system.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewDispSquashedInsts 367 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispStoreInsts 2233 # Number of dispatched store instructions +system.cpu.iew.iewDispatchedInsts 19338 # Number of instructions dispatched to IQ +system.cpu.iew.iewExecLoadInsts 3181 # Number of load instructions executed +system.cpu.iew.iewExecLoadInsts_0 1597 # Number of load instructions executed +system.cpu.iew.iewExecLoadInsts_1 1584 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 917 # Number of squashed instructions skipped in execute +system.cpu.iew.iewExecutedInsts 15655 # Number of executed instructions +system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.iewSquashCycles 1444 # Number of cycles IEW is squashing -system.cpu.iew.iewUnblockCycles 2 # Number of cycles IEW is unblocking +system.cpu.iew.iewSquashCycles 1515 # Number of cycles IEW is squashing +system.cpu.iew.iewUnblockCycles 0 # Number of cycles IEW is unblocking system.cpu.iew.lsq.thread.0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread.0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked -system.cpu.iew.lsq.thread.0.forwLoads 37 # Number of loads that had data forwarded from stores -system.cpu.iew.lsq.thread.0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread.0.forwLoads 44 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread.0.ignoredResponses 2 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread.0.invAddrLoads 0 # Number of loads ignored due to an invalid address system.cpu.iew.lsq.thread.0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address -system.cpu.iew.lsq.thread.0.memOrderViolation 65 # Number of memory ordering violations +system.cpu.iew.lsq.thread.0.memOrderViolation 70 # Number of memory ordering violations system.cpu.iew.lsq.thread.0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread.0.squashedLoads 929 # Number of loads squashed -system.cpu.iew.lsq.thread.0.squashedStores 286 # Number of stores squashed +system.cpu.iew.lsq.thread.0.squashedLoads 973 # Number of loads squashed +system.cpu.iew.lsq.thread.0.squashedStores 300 # Number of stores squashed system.cpu.iew.lsq.thread.1.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread.1.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked -system.cpu.iew.lsq.thread.1.forwLoads 44 # Number of loads that had data forwarded from stores -system.cpu.iew.lsq.thread.1.ignoredResponses 3 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread.1.forwLoads 45 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread.1.ignoredResponses 4 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread.1.invAddrLoads 0 # Number of loads ignored due to an invalid address system.cpu.iew.lsq.thread.1.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address -system.cpu.iew.lsq.thread.1.memOrderViolation 65 # Number of memory ordering violations +system.cpu.iew.lsq.thread.1.memOrderViolation 61 # Number of memory ordering violations system.cpu.iew.lsq.thread.1.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread.1.squashedLoads 894 # Number of loads squashed -system.cpu.iew.lsq.thread.1.squashedStores 274 # Number of stores squashed -system.cpu.iew.memOrderViolationEvents 130 # Number of memory order violations -system.cpu.iew.predictedNotTakenIncorrect 783 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.predictedTakenIncorrect 193 # Number of branches that were predicted taken incorrectly -system.cpu.ipc_0 0.548585 # IPC: Instructions Per Cycle -system.cpu.ipc_1 0.548683 # IPC: Instructions Per Cycle -system.cpu.ipc_total 1.097268 # IPC: Total IPC of All Threads -system.cpu.iq.ISSUE:FU_type_0 8178 # Type of FU issued +system.cpu.iew.lsq.thread.1.squashedLoads 981 # Number of loads squashed +system.cpu.iew.lsq.thread.1.squashedStores 309 # Number of stores squashed +system.cpu.iew.memOrderViolationEvents 131 # Number of memory order violations +system.cpu.iew.predictedNotTakenIncorrect 807 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.predictedTakenIncorrect 185 # Number of branches that were predicted taken incorrectly +system.cpu.ipc_0 0.512111 # IPC: Instructions Per Cycle +system.cpu.ipc_1 0.512020 # IPC: Instructions Per Cycle +system.cpu.ipc_total 1.024130 # IPC: Total IPC of All Threads +system.cpu.iq.ISSUE:FU_type_0 8256 # Type of FU issued system.cpu.iq.ISSUE:FU_type_0.start_dist No_OpClass 2 0.02% # Type of FU issued - IntAlu 5509 67.36% # Type of FU issued + IntAlu 5550 67.22% # Type of FU issued IntMult 1 0.01% # Type of FU issued IntDiv 0 0.00% # Type of FU issued FloatAdd 2 0.02% # Type of FU issued @@ -475,15 +475,15 @@ system.cpu.iq.ISSUE:FU_type_0.start_dist FloatMult 0 0.00% # Type of FU issued FloatDiv 0 0.00% # Type of FU issued FloatSqrt 0 0.00% # Type of FU issued - MemRead 1692 20.69% # Type of FU issued - MemWrite 972 11.89% # Type of FU issued + MemRead 1728 20.93% # Type of FU issued + MemWrite 973 11.79% # Type of FU issued IprAccess 0 0.00% # Type of FU issued InstPrefetch 0 0.00% # Type of FU issued system.cpu.iq.ISSUE:FU_type_0.end_dist -system.cpu.iq.ISSUE:FU_type_1 8107 # Type of FU issued +system.cpu.iq.ISSUE:FU_type_1 8316 # Type of FU issued system.cpu.iq.ISSUE:FU_type_1.start_dist No_OpClass 2 0.02% # Type of FU issued - IntAlu 5452 67.25% # Type of FU issued + IntAlu 5613 67.50% # Type of FU issued IntMult 1 0.01% # Type of FU issued IntDiv 0 0.00% # Type of FU issued FloatAdd 2 0.02% # Type of FU issued @@ -492,15 +492,15 @@ system.cpu.iq.ISSUE:FU_type_1.start_dist FloatMult 0 0.00% # Type of FU issued FloatDiv 0 0.00% # Type of FU issued FloatSqrt 0 0.00% # Type of FU issued - MemRead 1681 20.74% # Type of FU issued - MemWrite 969 11.95% # Type of FU issued + MemRead 1726 20.76% # Type of FU issued + MemWrite 972 11.69% # Type of FU issued IprAccess 0 0.00% # Type of FU issued InstPrefetch 0 0.00% # Type of FU issued system.cpu.iq.ISSUE:FU_type_1.end_dist -system.cpu.iq.ISSUE:FU_type 16285 # Type of FU issued +system.cpu.iq.ISSUE:FU_type 16572 # Type of FU issued system.cpu.iq.ISSUE:FU_type.start_dist No_OpClass 4 0.02% # Type of FU issued - IntAlu 10961 67.31% # Type of FU issued + IntAlu 11163 67.36% # Type of FU issued IntMult 2 0.01% # Type of FU issued IntDiv 0 0.00% # Type of FU issued FloatAdd 4 0.02% # Type of FU issued @@ -509,20 +509,20 @@ system.cpu.iq.ISSUE:FU_type.start_dist FloatMult 0 0.00% # Type of FU issued FloatDiv 0 0.00% # Type of FU issued FloatSqrt 0 0.00% # Type of FU issued - MemRead 3373 20.71% # Type of FU issued - MemWrite 1941 11.92% # Type of FU issued + MemRead 3454 20.84% # Type of FU issued + MemWrite 1945 11.74% # Type of FU issued IprAccess 0 0.00% # Type of FU issued InstPrefetch 0 0.00% # Type of FU issued system.cpu.iq.ISSUE:FU_type.end_dist -system.cpu.iq.ISSUE:fu_busy_cnt 180 # FU busy when requested -system.cpu.iq.ISSUE:fu_busy_cnt_0 92 # FU busy when requested -system.cpu.iq.ISSUE:fu_busy_cnt_1 88 # FU busy when requested -system.cpu.iq.ISSUE:fu_busy_rate 0.011053 # FU busy rate (busy events/executed inst) -system.cpu.iq.ISSUE:fu_busy_rate_0 0.005649 # FU busy rate (busy events/executed inst) -system.cpu.iq.ISSUE:fu_busy_rate_1 0.005404 # FU busy rate (busy events/executed inst) +system.cpu.iq.ISSUE:fu_busy_cnt 198 # FU busy when requested +system.cpu.iq.ISSUE:fu_busy_cnt_0 95 # FU busy when requested +system.cpu.iq.ISSUE:fu_busy_cnt_1 103 # FU busy when requested +system.cpu.iq.ISSUE:fu_busy_rate 0.011948 # FU busy rate (busy events/executed inst) +system.cpu.iq.ISSUE:fu_busy_rate_0 0.005733 # FU busy rate (busy events/executed inst) +system.cpu.iq.ISSUE:fu_busy_rate_1 0.006215 # FU busy rate (busy events/executed inst) system.cpu.iq.ISSUE:fu_full.start_dist No_OpClass 0 0.00% # attempts to use FU when none available - IntAlu 7 3.89% # attempts to use FU when none available + IntAlu 14 7.07% # attempts to use FU when none available IntMult 0 0.00% # attempts to use FU when none available IntDiv 0 0.00% # attempts to use FU when none available FloatAdd 0 0.00% # attempts to use FU when none available @@ -531,159 +531,159 @@ system.cpu.iq.ISSUE:fu_full.start_dist FloatMult 0 0.00% # attempts to use FU when none available FloatDiv 0 0.00% # attempts to use FU when none available FloatSqrt 0 0.00% # attempts to use FU when none available - MemRead 112 62.22% # attempts to use FU when none available - MemWrite 61 33.89% # attempts to use FU when none available + MemRead 119 60.10% # attempts to use FU when none available + MemWrite 65 32.83% # attempts to use FU when none available IprAccess 0 0.00% # attempts to use FU when none available InstPrefetch 0 0.00% # attempts to use FU when none available system.cpu.iq.ISSUE:fu_full.end_dist system.cpu.iq.ISSUE:issued_per_cycle.start_dist # Number of insts issued each cycle -system.cpu.iq.ISSUE:issued_per_cycle.samples 10250 +system.cpu.iq.ISSUE:issued_per_cycle.samples 10982 system.cpu.iq.ISSUE:issued_per_cycle.min_value 0 - 0 4091 3991.22% - 1 1777 1733.66% - 2 1632 1592.20% - 3 1101 1074.15% - 4 778 759.02% - 5 523 510.24% - 6 249 242.93% - 7 72 70.24% - 8 27 26.34% + 0 4716 4294.30% + 1 1863 1696.41% + 2 1568 1427.79% + 3 1132 1030.78% + 4 836 761.25% + 5 492 448.01% + 6 274 249.50% + 7 79 71.94% + 8 22 20.03% system.cpu.iq.ISSUE:issued_per_cycle.max_value 8 system.cpu.iq.ISSUE:issued_per_cycle.end_dist -system.cpu.iq.ISSUE:rate 1.588780 # Inst issue rate -system.cpu.iq.iqInstsAdded 18741 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqInstsIssued 16285 # Number of instructions issued +system.cpu.iq.ISSUE:rate 1.509015 # Inst issue rate +system.cpu.iq.iqInstsAdded 19223 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsIssued 16572 # Number of instructions issued system.cpu.iq.iqNonSpecInstsAdded 42 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqSquashedInstsExamined 6728 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedInstsIssued 34 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 7181 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedInstsIssued 51 # Number of squashed instructions issued system.cpu.iq.iqSquashedNonSpecRemoved 8 # Number of squashed non-spec instructions that were removed -system.cpu.iq.iqSquashedOperandsExamined 4160 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedOperandsExamined 4476 # Number of squashed operands that are examined and possibly removed from graph system.cpu.l2cache.ReadExReq_accesses 146 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses_0 146 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_avg_miss_latency_0 3893.835616 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency_0 2893.835616 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_miss_latency 568500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency_0 568500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_avg_miss_latency_0 4770.547945 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency_0 2770.547945 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_miss_latency 696500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency_0 696500 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_rate_0 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_misses 146 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses_0 146 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency 422500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency_0 422500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency 404500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency_0 404500 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate_0 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_misses 146 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses_0 146 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadReq_accesses 820 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses_0 820 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_avg_miss_latency_0 3880.368098 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency_0 2880.368098 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_hits 5 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits_0 5 # number of ReadReq hits -system.cpu.l2cache.ReadReq_miss_latency 3162500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency_0 3162500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_rate_0 0.993902 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_misses 815 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses_0 815 # number of ReadReq misses -system.cpu.l2cache.ReadReq_mshr_miss_latency 2347500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency_0 2347500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate_0 0.993902 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_misses 815 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses_0 815 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_accesses 824 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses_0 824 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_avg_miss_latency_0 4751.219512 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency_0 2751.219512 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_hits 4 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits_0 4 # number of ReadReq hits +system.cpu.l2cache.ReadReq_miss_latency 3896000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency_0 3896000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_rate_0 0.995146 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_misses 820 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses_0 820 # number of ReadReq misses +system.cpu.l2cache.ReadReq_mshr_miss_latency 2256000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency_0 2256000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate_0 0.995146 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_misses 820 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses_0 820 # number of ReadReq MSHR misses system.cpu.l2cache.UpgradeReq_accesses 28 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses_0 28 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.UpgradeReq_avg_miss_latency_0 3392.857143 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency_0 2392.857143 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_miss_latency 95000 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency_0 95000 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_avg_miss_latency_0 4482.142857 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency_0 2482.142857 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_miss_latency 125500 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency_0 125500 # number of UpgradeReq miss cycles system.cpu.l2cache.UpgradeReq_miss_rate_0 1 # miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_misses 28 # number of UpgradeReq misses system.cpu.l2cache.UpgradeReq_misses_0 28 # number of UpgradeReq misses -system.cpu.l2cache.UpgradeReq_mshr_miss_latency 67000 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency_0 67000 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency 69500 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency_0 69500 # number of UpgradeReq MSHR miss cycles system.cpu.l2cache.UpgradeReq_mshr_miss_rate_0 1 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_mshr_misses 28 # number of UpgradeReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses_0 28 # number of UpgradeReq MSHR misses system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked -system.cpu.l2cache.avg_refs 0.006353 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 0.005051 # Average number of references to valid blocks. system.cpu.l2cache.blocked_no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles_no_targets 0 # number of cycles access was blocked system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.demand_accesses 966 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses_0 966 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses 970 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses_0 970 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses_1 0 # number of demand (read+write) accesses system.cpu.l2cache.demand_avg_miss_latency <err: div-0> # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency_0 3882.414152 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency_0 4754.140787 # average overall miss latency system.cpu.l2cache.demand_avg_miss_latency_1 <err: div-0> # average overall miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency <err: div-0> # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency_0 2882.414152 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency_0 2754.140787 # average overall mshr miss latency system.cpu.l2cache.demand_avg_mshr_miss_latency_1 <err: div-0> # average overall mshr miss latency -system.cpu.l2cache.demand_hits 5 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits_0 5 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits 4 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits_0 4 # number of demand (read+write) hits system.cpu.l2cache.demand_hits_1 0 # number of demand (read+write) hits -system.cpu.l2cache.demand_miss_latency 3731000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency_0 3731000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency 4592500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency_0 4592500 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_latency_1 0 # number of demand (read+write) miss cycles system.cpu.l2cache.demand_miss_rate <err: div-0> # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate_0 0.994824 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate_0 0.995876 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate_1 <err: div-0> # miss rate for demand accesses -system.cpu.l2cache.demand_misses 961 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses_0 961 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses 966 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses_0 966 # number of demand (read+write) misses system.cpu.l2cache.demand_misses_1 0 # number of demand (read+write) misses system.cpu.l2cache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits_0 0 # number of demand (read+write) MSHR hits system.cpu.l2cache.demand_mshr_hits_1 0 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_miss_latency 2770000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency_0 2770000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency 2660500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency_0 2660500 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_latency_1 0 # number of demand (read+write) MSHR miss cycles system.cpu.l2cache.demand_mshr_miss_rate <err: div-0> # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate_0 0.994824 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate_0 0.995876 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate_1 <err: div-0> # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_misses 961 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses_0 961 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses 966 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses_0 966 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses_1 0 # number of demand (read+write) MSHR misses system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated system.cpu.l2cache.mshr_cap_events_0 0 # number of times MSHR cap was activated system.cpu.l2cache.mshr_cap_events_1 0 # number of times MSHR cap was activated system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.overall_accesses 966 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses_0 966 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses 970 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses_0 970 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses_1 0 # number of overall (read+write) accesses system.cpu.l2cache.overall_avg_miss_latency <err: div-0> # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency_0 3882.414152 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency_0 4754.140787 # average overall miss latency system.cpu.l2cache.overall_avg_miss_latency_1 <err: div-0> # average overall miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency <err: div-0> # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency_0 2882.414152 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency_0 2754.140787 # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_miss_latency_1 <err: div-0> # average overall mshr miss latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency_0 <err: div-0> # average overall mshr uncacheable latency system.cpu.l2cache.overall_avg_mshr_uncacheable_latency_1 <err: div-0> # average overall mshr uncacheable latency -system.cpu.l2cache.overall_hits 5 # number of overall hits -system.cpu.l2cache.overall_hits_0 5 # number of overall hits +system.cpu.l2cache.overall_hits 4 # number of overall hits +system.cpu.l2cache.overall_hits_0 4 # number of overall hits system.cpu.l2cache.overall_hits_1 0 # number of overall hits -system.cpu.l2cache.overall_miss_latency 3731000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency_0 3731000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency 4592500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency_0 4592500 # number of overall miss cycles system.cpu.l2cache.overall_miss_latency_1 0 # number of overall miss cycles system.cpu.l2cache.overall_miss_rate <err: div-0> # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate_0 0.994824 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate_0 0.995876 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate_1 <err: div-0> # miss rate for overall accesses -system.cpu.l2cache.overall_misses 961 # number of overall misses -system.cpu.l2cache.overall_misses_0 961 # number of overall misses +system.cpu.l2cache.overall_misses 966 # number of overall misses +system.cpu.l2cache.overall_misses_0 966 # number of overall misses system.cpu.l2cache.overall_misses_1 0 # number of overall misses system.cpu.l2cache.overall_mshr_hits 0 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits_0 0 # number of overall MSHR hits system.cpu.l2cache.overall_mshr_hits_1 0 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_miss_latency 2770000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency_0 2770000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency 2660500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency_0 2660500 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_latency_1 0 # number of overall MSHR miss cycles system.cpu.l2cache.overall_mshr_miss_rate <err: div-0> # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate_0 0.994824 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate_0 0.995876 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate_1 <err: div-0> # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_misses 961 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses_0 961 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses 966 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses_0 966 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses_1 0 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles system.cpu.l2cache.overall_mshr_uncacheable_latency_0 0 # number of overall MSHR uncacheable cycles @@ -703,33 +703,33 @@ system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss 0 system.cpu.l2cache.replacements 0 # number of replacements system.cpu.l2cache.replacements_0 0 # number of replacements system.cpu.l2cache.replacements_1 0 # number of replacements -system.cpu.l2cache.sampled_refs 787 # Sample count of references to valid blocks. +system.cpu.l2cache.sampled_refs 792 # Sample count of references to valid blocks. system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions system.cpu.l2cache.soft_prefetch_mshr_full_0 0 # number of mshr full events for SW prefetching instrutions system.cpu.l2cache.soft_prefetch_mshr_full_1 0 # number of mshr full events for SW prefetching instrutions -system.cpu.l2cache.tagsinuse 430.884580 # Cycle average of tags in use -system.cpu.l2cache.total_refs 5 # Total number of references to valid blocks. +system.cpu.l2cache.tagsinuse 429.647178 # Cycle average of tags in use +system.cpu.l2cache.total_refs 4 # Total number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. system.cpu.l2cache.writebacks 0 # number of writebacks system.cpu.l2cache.writebacks_0 0 # number of writebacks system.cpu.l2cache.writebacks_1 0 # number of writebacks -system.cpu.numCycles 10250 # number of cpu cycles simulated -system.cpu.rename.RENAME:BlockCycles 565 # Number of cycles rename is blocking +system.cpu.numCycles 10982 # number of cpu cycles simulated +system.cpu.rename.RENAME:BlockCycles 592 # Number of cycles rename is blocking system.cpu.rename.RENAME:CommittedMaps 8102 # Number of HB maps that are committed -system.cpu.rename.RENAME:IdleCycles 13468 # Number of cycles rename is idle -system.cpu.rename.RENAME:LSQFullEvents 717 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RENAME:RenameLookups 26379 # Number of register rename lookups that rename has made -system.cpu.rename.RENAME:RenamedInsts 20752 # Number of instructions processed by rename -system.cpu.rename.RENAME:RenamedOperands 15596 # Number of destination operands rename has renamed -system.cpu.rename.RENAME:RunCycles 3515 # Number of cycles rename is running -system.cpu.rename.RENAME:SquashCycles 1444 # Number of cycles rename is squashing -system.cpu.rename.RENAME:UnblockCycles 772 # Number of cycles rename is unblocking -system.cpu.rename.RENAME:UndoneMaps 7494 # Number of HB maps that are undone due to squashing -system.cpu.rename.RENAME:serializeStallCycles 497 # count of cycles rename stalled for serializing inst +system.cpu.rename.RENAME:IdleCycles 14764 # Number of cycles rename is idle +system.cpu.rename.RENAME:LSQFullEvents 762 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RENAME:RenameLookups 26692 # Number of register rename lookups that rename has made +system.cpu.rename.RENAME:RenamedInsts 21016 # Number of instructions processed by rename +system.cpu.rename.RENAME:RenamedOperands 15806 # Number of destination operands rename has renamed +system.cpu.rename.RENAME:RunCycles 3542 # Number of cycles rename is running +system.cpu.rename.RENAME:SquashCycles 1515 # Number of cycles rename is squashing +system.cpu.rename.RENAME:UnblockCycles 817 # Number of cycles rename is unblocking +system.cpu.rename.RENAME:UndoneMaps 7704 # Number of HB maps that are undone due to squashing +system.cpu.rename.RENAME:serializeStallCycles 503 # count of cycles rename stalled for serializing inst system.cpu.rename.RENAME:serializingInsts 48 # count of serializing insts renamed -system.cpu.rename.RENAME:skidInsts 2091 # count of insts added to the skid buffer -system.cpu.rename.RENAME:tempSerializingInsts 37 # count of temporary serializing insts renamed -system.cpu.timesIdled 3 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.rename.RENAME:skidInsts 2234 # count of insts added to the skid buffer +system.cpu.rename.RENAME:tempSerializingInsts 36 # count of temporary serializing insts renamed +system.cpu.timesIdled 7 # Number of times that the entire CPU went into an idle state and unscheduled itself system.cpu.workload0.PROG:num_syscalls 17 # Number of system calls system.cpu.workload1.PROG:num_syscalls 17 # Number of system calls diff --git a/tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/stdout b/tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/stdout index 2e4042a43..5b0ff582b 100644 --- a/tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/stdout +++ b/tests/quick/01.hello-2T-smt/ref/alpha/linux/o3-timing/stdout @@ -7,9 +7,9 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Aug 3 2007 03:56:47 -M5 started Fri Aug 3 04:17:15 2007 -M5 executing on zizzer.eecs.umich.edu +M5 compiled Aug 12 2007 00:26:55 +M5 started Sun Aug 12 00:29:42 2007 +M5 executing on zeep command line: build/ALPHA_SE/m5.fast -d build/ALPHA_SE/tests/fast/quick/01.hello-2T-smt/alpha/linux/o3-timing tests/run.py quick/01.hello-2T-smt/alpha/linux/o3-timing Global frequency set at 1000000000000 ticks per second -Exiting @ tick 5126000 because target called exit() +Exiting @ tick 5506000 because target called exit() |