summaryrefslogtreecommitdiff
path: root/tests/quick/02.insttest/ref/sparc/linux/simple-atomic/simout
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/02.insttest/ref/sparc/linux/simple-atomic/simout')
-rwxr-xr-xtests/quick/02.insttest/ref/sparc/linux/simple-atomic/simout27
1 files changed, 27 insertions, 0 deletions
diff --git a/tests/quick/02.insttest/ref/sparc/linux/simple-atomic/simout b/tests/quick/02.insttest/ref/sparc/linux/simple-atomic/simout
new file mode 100755
index 000000000..7103e96c6
--- /dev/null
+++ b/tests/quick/02.insttest/ref/sparc/linux/simple-atomic/simout
@@ -0,0 +1,27 @@
+M5 Simulator System
+
+Copyright (c) 2001-2008
+The Regents of The University of Michigan
+All Rights Reserved
+
+
+M5 compiled Nov 5 2008 22:40:47
+M5 revision 5719:c9056088f1516d097f7e73673f990175ad238d69
+M5 commit date Wed Nov 05 16:19:17 2008 -0500
+M5 started Nov 5 2008 22:43:56
+M5 executing on zizzer
+command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/quick/02.insttest/sparc/linux/simple-atomic -re --stdout-file stdout --stderr-file stderr tests/run.py quick/02.insttest/sparc/linux/simple-atomic
+Global frequency set at 1000000000000 ticks per second
+info: Entering event queue @ 0. Starting simulation...
+Begining test of difficult SPARC instructions...
+LDSTUB: Passed
+SWAP: Passed
+CAS FAIL: Passed
+CAS WORK: Passed
+CASX FAIL: Passed
+CASX WORK: Passed
+LDTX: Passed
+LDTW: Passed
+STTW: Passed
+Done
+Exiting @ tick 7618500 because target called exit()