summaryrefslogtreecommitdiff
path: root/tests/quick/10.linux-boot/ref/alpha
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/10.linux-boot/ref/alpha')
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/config.ini66
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/console.system.sim_console11
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/m5stats.txt66
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stderr4
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stdout6
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/config.ini62
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/console.system.sim_console9
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/m5stats.txt66
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stderr4
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stdout6
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/config.ini66
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/console.system.sim_console13
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/m5stats.txt1000
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stderr6
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stdout8
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/config.ini62
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/console.system.sim_console9
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/m5stats.txt496
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stderr4
-rw-r--r--tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stdout8
20 files changed, 1204 insertions, 768 deletions
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/config.ini b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/config.ini
index d3a9862e8..1f7fcb065 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/config.ini
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/config.ini
@@ -5,7 +5,7 @@ dummy=0
[system]
type=LinuxAlphaSystem
-children=bridge cpu0 cpu1 disk0 disk2 intrctrl iobus l2c membus physmem sim_console simple_disk toL2Bus tsunami
+children=bridge cpu0 cpu1 disk0 disk2 intrctrl iobus iocache l2c membus physmem sim_console simple_disk toL2Bus tsunami
boot_cpu_frequency=500
boot_osflags=root=/dev/hda1 console=ttyS0
console=/dist/m5/system/binaries/console
@@ -22,8 +22,8 @@ system_type=34
[system.bridge]
type=Bridge
delay=50000
-fix_partial_write_a=false
-fix_partial_write_b=true
+filter_ranges_a=0:18446744073709551615
+filter_ranges_b=0:8589934591
nack_delay=4000
req_size_a=16
req_size_b=16
@@ -65,10 +65,12 @@ type=BaseCache
addr_range=0:18446744073709551615
assoc=4
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=1000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=4
prefetch_access=false
prefetch_cache_check_push=true
@@ -103,10 +105,12 @@ type=BaseCache
addr_range=0:18446744073709551615
assoc=1
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=1000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=4
prefetch_access=false
prefetch_cache_check_push=true
@@ -171,10 +175,12 @@ type=BaseCache
addr_range=0:18446744073709551615
assoc=4
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=1000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=4
prefetch_access=false
prefetch_cache_check_push=true
@@ -209,10 +215,12 @@ type=BaseCache
addr_range=0:18446744073709551615
assoc=1
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=1000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=4
prefetch_access=false
prefetch_cache_check_push=true
@@ -295,17 +303,55 @@ clock=1000
responder_set=true
width=64
default=system.tsunami.pciconfig.pio
-port=system.bridge.side_a system.tsunami.cchip.pio system.tsunami.pchip.pio system.tsunami.fake_sm_chip.pio system.tsunami.fake_uart1.pio system.tsunami.fake_uart2.pio system.tsunami.fake_uart3.pio system.tsunami.fake_uart4.pio system.tsunami.fake_ppc.pio system.tsunami.fake_OROM.pio system.tsunami.fake_pnp_addr.pio system.tsunami.fake_pnp_write.pio system.tsunami.fake_pnp_read0.pio system.tsunami.fake_pnp_read1.pio system.tsunami.fake_pnp_read2.pio system.tsunami.fake_pnp_read3.pio system.tsunami.fake_pnp_read4.pio system.tsunami.fake_pnp_read5.pio system.tsunami.fake_pnp_read6.pio system.tsunami.fake_pnp_read7.pio system.tsunami.fake_ata0.pio system.tsunami.fake_ata1.pio system.tsunami.fb.pio system.tsunami.io.pio system.tsunami.uart.pio system.tsunami.console.pio system.tsunami.ide.pio system.tsunami.ethernet.pio system.tsunami.ethernet.config system.tsunami.ethernet.dma system.tsunami.ide.config system.tsunami.ide.dma
+port=system.bridge.side_a system.tsunami.cchip.pio system.tsunami.pchip.pio system.tsunami.fake_sm_chip.pio system.tsunami.fake_uart1.pio system.tsunami.fake_uart2.pio system.tsunami.fake_uart3.pio system.tsunami.fake_uart4.pio system.tsunami.fake_ppc.pio system.tsunami.fake_OROM.pio system.tsunami.fake_pnp_addr.pio system.tsunami.fake_pnp_write.pio system.tsunami.fake_pnp_read0.pio system.tsunami.fake_pnp_read1.pio system.tsunami.fake_pnp_read2.pio system.tsunami.fake_pnp_read3.pio system.tsunami.fake_pnp_read4.pio system.tsunami.fake_pnp_read5.pio system.tsunami.fake_pnp_read6.pio system.tsunami.fake_pnp_read7.pio system.tsunami.fake_ata0.pio system.tsunami.fake_ata1.pio system.tsunami.fb.pio system.tsunami.io.pio system.tsunami.uart.pio system.tsunami.console.pio system.tsunami.ide.pio system.tsunami.ethernet.pio system.iocache.cpu_side system.tsunami.ethernet.config system.tsunami.ethernet.dma system.tsunami.ide.config system.tsunami.ide.dma
+
+[system.iocache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=8
+block_size=64
+cpu_side_filter_ranges=549755813888:18446744073709551615
+hash_delay=1
+latency=50000
+lifo=false
+max_miss_count=0
+mem_side_filter_ranges=0:18446744073709551615
+mshrs=20
+prefetch_access=false
+prefetch_cache_check_push=true
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=500000
+prefetch_miss=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=1024
+split=false
+split_size=0
+subblock_size=0
+tgts_per_mshr=12
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.iobus.port[28]
+mem_side=system.membus.port[2]
[system.l2c]
type=BaseCache
addr_range=0:18446744073709551615
assoc=8
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=10000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=92
prefetch_access=false
prefetch_cache_check_push=true
@@ -329,7 +375,7 @@ trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.toL2Bus.port[0]
-mem_side=system.membus.port[2]
+mem_side=system.membus.port[3]
[system.membus]
type=Bus
@@ -340,7 +386,7 @@ clock=1000
responder_set=false
width=64
default=system.membus.responder.pio
-port=system.bridge.side_b system.physmem.port[0] system.l2c.mem_side
+port=system.bridge.side_b system.physmem.port[0] system.iocache.mem_side system.l2c.mem_side
[system.membus.responder]
type=IsaFake
@@ -474,8 +520,8 @@ system=system
tx_delay=1000000
tx_fifo_size=524288
tx_thread=false
-config=system.iobus.port[28]
-dma=system.iobus.port[29]
+config=system.iobus.port[29]
+dma=system.iobus.port[30]
pio=system.iobus.port[27]
[system.tsunami.ethernet.configdata]
@@ -840,8 +886,8 @@ pci_func=0
pio_latency=1000
platform=system.tsunami
system=system
-config=system.iobus.port[30]
-dma=system.iobus.port[31]
+config=system.iobus.port[31]
+dma=system.iobus.port[32]
pio=system.iobus.port[26]
[system.tsunami.ide.configdata]
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/console.system.sim_console b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/console.system.sim_console
index 27adebb82..c2aeea3f1 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/console.system.sim_console
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/console.system.sim_console
@@ -38,7 +38,7 @@ M5 console: m5AlphaAccess @ 0xFFFFFD0200000000
Memory: 118784k/131072k available (3314k kernel code, 8952k reserved, 983k data, 224k init)
Mount-cache hash table entries: 512
SMP starting up secondaries.
- Slave CPU 1 console command START
+ Slave CPU 1 console command START
SlaveCmd: restart FFFFFC0000310020 FFFFFC0000310020 vptb FFFFFFFE00000000 my_rpb FFFFFC0000018400 my_rpb_phys 18400
Brought up 2 CPUs
SMP: Total of 2 processors activated (8000.15 BogoMIPS).
@@ -77,7 +77,7 @@ SlaveCmd: restart FFFFFC0000310020 FFFFFC0000310020 vptb FFFFFFFE00000000 my_rpb
hdb: M5 IDE Disk, ATA DISK drive
ide0 at 0x8410-0x8417,0x8422 on irq 31
hda: max request size: 128KiB
- hda: 511056 sectors (261 MB), CHS=507/16/63, UDMA(33)
+ hda: 101808 sectors (52 MB), CHS=101/16/63, UDMA(33)
hda: cache flushes not supported
hda: hda1
hdb: max request size: 128KiB
@@ -104,6 +104,7 @@ SlaveCmd: restart FFFFFC0000310020 FFFFFC0000310020 vptb FFFFFFFE00000000 my_rpb
All bugs added by David S. Miller <davem@redhat.com>
VFS: Mounted root (ext2 filesystem) readonly.
Freeing unused kernel memory: 224k freed
- init started: BusyBox v1.1.0 (2006.08.17-02:54+0000) multi-call binary
-mounting filesystems...
-loading script...
+ init started: BusyBox v1.1.0 (2007.03.04-01:07+0000) multi-call binary
+mounting filesystems...
+EXT2-fs warning: checktime reached, running e2fsck is recommended
+ loading script...
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/m5stats.txt b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/m5stats.txt
index df780ee45..d9ba4afe5 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/m5stats.txt
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/m5stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 1258571 # Simulator instruction rate (inst/s)
-host_mem_usage 256444 # Number of bytes of host memory used
-host_seconds 50.16 # Real time elapsed on the host
-host_tick_rate 37289409683 # Simulator tick rate (ticks/s)
+host_inst_rate 2271343 # Simulator instruction rate (inst/s)
+host_mem_usage 326380 # Number of bytes of host memory used
+host_seconds 27.79 # Real time elapsed on the host
+host_tick_rate 67296173797 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 63125943 # Number of instructions simulated
sim_seconds 1.870335 # Number of seconds simulated
@@ -471,6 +471,64 @@ system.disk2.dma_read_txs 0 # Nu
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
+system.iocache.ReadReq_accesses 175 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_miss_rate 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_misses 175 # number of ReadReq misses
+system.iocache.WriteReq_accesses 41552 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteReq_miss_rate 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_misses 41552 # number of WriteReq misses
+system.iocache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
+system.iocache.avg_refs 0 # Average number of references to valid blocks.
+system.iocache.blocked_no_mshrs 0 # number of cycles access was blocked
+system.iocache.blocked_no_targets 0 # number of cycles access was blocked
+system.iocache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
+system.iocache.blocked_cycles_no_targets 0 # number of cycles access was blocked
+system.iocache.cache_copies 0 # number of cache copies performed
+system.iocache.demand_accesses 41727 # number of demand (read+write) accesses
+system.iocache.demand_avg_miss_latency 0 # average overall miss latency
+system.iocache.demand_avg_mshr_miss_latency <err: div-0> # average overall mshr miss latency
+system.iocache.demand_hits 0 # number of demand (read+write) hits
+system.iocache.demand_miss_latency 0 # number of demand (read+write) miss cycles
+system.iocache.demand_miss_rate 1 # miss rate for demand accesses
+system.iocache.demand_misses 41727 # number of demand (read+write) misses
+system.iocache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
+system.iocache.demand_mshr_miss_latency 0 # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_rate 0 # mshr miss rate for demand accesses
+system.iocache.demand_mshr_misses 0 # number of demand (read+write) MSHR misses
+system.iocache.fast_writes 0 # number of fast writes performed
+system.iocache.mshr_cap_events 0 # number of times MSHR cap was activated
+system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.iocache.overall_accesses 41727 # number of overall (read+write) accesses
+system.iocache.overall_avg_miss_latency 0 # average overall miss latency
+system.iocache.overall_avg_mshr_miss_latency <err: div-0> # average overall mshr miss latency
+system.iocache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
+system.iocache.overall_hits 0 # number of overall hits
+system.iocache.overall_miss_latency 0 # number of overall miss cycles
+system.iocache.overall_miss_rate 1 # miss rate for overall accesses
+system.iocache.overall_misses 41727 # number of overall misses
+system.iocache.overall_mshr_hits 0 # number of overall MSHR hits
+system.iocache.overall_mshr_miss_latency 0 # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_rate 0 # mshr miss rate for overall accesses
+system.iocache.overall_mshr_misses 0 # number of overall MSHR misses
+system.iocache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
+system.iocache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
+system.iocache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
+system.iocache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
+system.iocache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
+system.iocache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
+system.iocache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
+system.iocache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
+system.iocache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
+system.iocache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
+system.iocache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
+system.iocache.replacements 41695 # number of replacements
+system.iocache.sampled_refs 41711 # Sample count of references to valid blocks.
+system.iocache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
+system.iocache.tagsinuse 0.435433 # Cycle average of tags in use
+system.iocache.total_refs 0 # Total number of references to valid blocks.
+system.iocache.warmup_cycle 1685787165017 # Cycle when the warmup percentage was hit.
+system.iocache.writebacks 41520 # number of writebacks
system.l2c.ReadExReq_accesses 306246 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_misses 306246 # number of ReadExReq misses
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stderr b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stderr
index 563ca3160..85bd66f32 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stderr
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stderr
@@ -1,5 +1,5 @@
-Listening for system connection on port 3457
+Listening for system connection on port 3456
+0: system.remote_gdb.listener: listening for remote gdb on port 7000
0: system.remote_gdb.listener: listening for remote gdb on port 7001
-0: system.remote_gdb.listener: listening for remote gdb on port 7002
warn: Entering event queue @ 0. Starting simulation...
warn: 97861500: Trying to launch CPU number 1!
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stdout b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stdout
index 1298154d9..b97e23c2a 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stdout
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stdout
@@ -5,9 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Aug 3 2007 04:02:11
-M5 started Fri Aug 3 04:22:43 2007
-M5 executing on zizzer.eecs.umich.edu
+M5 compiled Aug 10 2007 16:03:34
+M5 started Fri Aug 10 16:04:07 2007
+M5 executing on zeep
command line: build/ALPHA_FS/m5.fast -d build/ALPHA_FS/tests/fast/quick/10.linux-boot/alpha/linux/tsunami-simple-atomic-dual tests/run.py quick/10.linux-boot/alpha/linux/tsunami-simple-atomic-dual
Global frequency set at 1000000000000 ticks per second
Exiting @ tick 1870335101500 because m5_exit instruction encountered
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/config.ini b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/config.ini
index 3457f5f8f..c2e3afa96 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/config.ini
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/config.ini
@@ -5,7 +5,7 @@ dummy=0
[system]
type=LinuxAlphaSystem
-children=bridge cpu disk0 disk2 intrctrl iobus l2c membus physmem sim_console simple_disk toL2Bus tsunami
+children=bridge cpu disk0 disk2 intrctrl iobus iocache l2c membus physmem sim_console simple_disk toL2Bus tsunami
boot_cpu_frequency=500
boot_osflags=root=/dev/hda1 console=ttyS0
console=/dist/m5/system/binaries/console
@@ -22,8 +22,8 @@ system_type=34
[system.bridge]
type=Bridge
delay=50000
-fix_partial_write_a=false
-fix_partial_write_b=true
+filter_ranges_a=0:18446744073709551615
+filter_ranges_b=0:8589934591
nack_delay=4000
req_size_a=16
req_size_b=16
@@ -65,10 +65,12 @@ type=BaseCache
addr_range=0:18446744073709551615
assoc=4
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=1000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=4
prefetch_access=false
prefetch_cache_check_push=true
@@ -103,10 +105,12 @@ type=BaseCache
addr_range=0:18446744073709551615
assoc=1
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=1000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=4
prefetch_access=false
prefetch_cache_check_push=true
@@ -189,17 +193,55 @@ clock=1000
responder_set=true
width=64
default=system.tsunami.pciconfig.pio
-port=system.bridge.side_a system.tsunami.cchip.pio system.tsunami.pchip.pio system.tsunami.fake_sm_chip.pio system.tsunami.fake_uart1.pio system.tsunami.fake_uart2.pio system.tsunami.fake_uart3.pio system.tsunami.fake_uart4.pio system.tsunami.fake_ppc.pio system.tsunami.fake_OROM.pio system.tsunami.fake_pnp_addr.pio system.tsunami.fake_pnp_write.pio system.tsunami.fake_pnp_read0.pio system.tsunami.fake_pnp_read1.pio system.tsunami.fake_pnp_read2.pio system.tsunami.fake_pnp_read3.pio system.tsunami.fake_pnp_read4.pio system.tsunami.fake_pnp_read5.pio system.tsunami.fake_pnp_read6.pio system.tsunami.fake_pnp_read7.pio system.tsunami.fake_ata0.pio system.tsunami.fake_ata1.pio system.tsunami.fb.pio system.tsunami.io.pio system.tsunami.uart.pio system.tsunami.console.pio system.tsunami.ide.pio system.tsunami.ethernet.pio system.tsunami.ethernet.config system.tsunami.ethernet.dma system.tsunami.ide.config system.tsunami.ide.dma
+port=system.bridge.side_a system.tsunami.cchip.pio system.tsunami.pchip.pio system.tsunami.fake_sm_chip.pio system.tsunami.fake_uart1.pio system.tsunami.fake_uart2.pio system.tsunami.fake_uart3.pio system.tsunami.fake_uart4.pio system.tsunami.fake_ppc.pio system.tsunami.fake_OROM.pio system.tsunami.fake_pnp_addr.pio system.tsunami.fake_pnp_write.pio system.tsunami.fake_pnp_read0.pio system.tsunami.fake_pnp_read1.pio system.tsunami.fake_pnp_read2.pio system.tsunami.fake_pnp_read3.pio system.tsunami.fake_pnp_read4.pio system.tsunami.fake_pnp_read5.pio system.tsunami.fake_pnp_read6.pio system.tsunami.fake_pnp_read7.pio system.tsunami.fake_ata0.pio system.tsunami.fake_ata1.pio system.tsunami.fb.pio system.tsunami.io.pio system.tsunami.uart.pio system.tsunami.console.pio system.tsunami.ide.pio system.tsunami.ethernet.pio system.iocache.cpu_side system.tsunami.ethernet.config system.tsunami.ethernet.dma system.tsunami.ide.config system.tsunami.ide.dma
+
+[system.iocache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=8
+block_size=64
+cpu_side_filter_ranges=549755813888:18446744073709551615
+hash_delay=1
+latency=50000
+lifo=false
+max_miss_count=0
+mem_side_filter_ranges=0:18446744073709551615
+mshrs=20
+prefetch_access=false
+prefetch_cache_check_push=true
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=500000
+prefetch_miss=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=1024
+split=false
+split_size=0
+subblock_size=0
+tgts_per_mshr=12
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.iobus.port[28]
+mem_side=system.membus.port[2]
[system.l2c]
type=BaseCache
addr_range=0:18446744073709551615
assoc=8
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=10000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=92
prefetch_access=false
prefetch_cache_check_push=true
@@ -223,7 +265,7 @@ trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.toL2Bus.port[0]
-mem_side=system.membus.port[2]
+mem_side=system.membus.port[3]
[system.membus]
type=Bus
@@ -234,7 +276,7 @@ clock=1000
responder_set=false
width=64
default=system.membus.responder.pio
-port=system.bridge.side_b system.physmem.port[0] system.l2c.mem_side
+port=system.bridge.side_b system.physmem.port[0] system.iocache.mem_side system.l2c.mem_side
[system.membus.responder]
type=IsaFake
@@ -368,8 +410,8 @@ system=system
tx_delay=1000000
tx_fifo_size=524288
tx_thread=false
-config=system.iobus.port[28]
-dma=system.iobus.port[29]
+config=system.iobus.port[29]
+dma=system.iobus.port[30]
pio=system.iobus.port[27]
[system.tsunami.ethernet.configdata]
@@ -734,8 +776,8 @@ pci_func=0
pio_latency=1000
platform=system.tsunami
system=system
-config=system.iobus.port[30]
-dma=system.iobus.port[31]
+config=system.iobus.port[31]
+dma=system.iobus.port[32]
pio=system.iobus.port[26]
[system.tsunami.ide.configdata]
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/console.system.sim_console b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/console.system.sim_console
index 5461cc4ab..7930e9e46 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/console.system.sim_console
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/console.system.sim_console
@@ -72,7 +72,7 @@ M5 console: m5AlphaAccess @ 0xFFFFFD0200000000
hdb: M5 IDE Disk, ATA DISK drive
ide0 at 0x8410-0x8417,0x8422 on irq 31
hda: max request size: 128KiB
- hda: 511056 sectors (261 MB), CHS=507/16/63, UDMA(33)
+ hda: 101808 sectors (52 MB), CHS=101/16/63, UDMA(33)
hda: cache flushes not supported
hda: hda1
hdb: max request size: 128KiB
@@ -99,6 +99,7 @@ M5 console: m5AlphaAccess @ 0xFFFFFD0200000000
All bugs added by David S. Miller <davem@redhat.com>
VFS: Mounted root (ext2 filesystem) readonly.
Freeing unused kernel memory: 224k freed
- init started: BusyBox v1.1.0 (2006.08.17-02:54+0000) multi-call binary
-mounting filesystems...
-loading script...
+ init started: BusyBox v1.1.0 (2007.03.04-01:07+0000) multi-call binary
+mounting filesystems...
+EXT2-fs warning: checktime reached, running e2fsck is recommended
+ loading script...
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/m5stats.txt b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/m5stats.txt
index cc91e4c90..a4dd50e83 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/m5stats.txt
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/m5stats.txt
@@ -1,9 +1,9 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 1294756 # Simulator instruction rate (inst/s)
-host_mem_usage 255900 # Number of bytes of host memory used
-host_seconds 46.35 # Real time elapsed on the host
-host_tick_rate 39449403667 # Simulator tick rate (ticks/s)
+host_inst_rate 2322212 # Simulator instruction rate (inst/s)
+host_mem_usage 325356 # Number of bytes of host memory used
+host_seconds 25.84 # Real time elapsed on the host
+host_tick_rate 70754225205 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_insts 60007317 # Number of instructions simulated
sim_seconds 1.828355 # Number of seconds simulated
@@ -249,6 +249,64 @@ system.disk2.dma_read_txs 0 # Nu
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
+system.iocache.ReadReq_accesses 174 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_miss_rate 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_misses 174 # number of ReadReq misses
+system.iocache.WriteReq_accesses 41552 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteReq_miss_rate 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_misses 41552 # number of WriteReq misses
+system.iocache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
+system.iocache.avg_refs 0 # Average number of references to valid blocks.
+system.iocache.blocked_no_mshrs 0 # number of cycles access was blocked
+system.iocache.blocked_no_targets 0 # number of cycles access was blocked
+system.iocache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
+system.iocache.blocked_cycles_no_targets 0 # number of cycles access was blocked
+system.iocache.cache_copies 0 # number of cache copies performed
+system.iocache.demand_accesses 41726 # number of demand (read+write) accesses
+system.iocache.demand_avg_miss_latency 0 # average overall miss latency
+system.iocache.demand_avg_mshr_miss_latency <err: div-0> # average overall mshr miss latency
+system.iocache.demand_hits 0 # number of demand (read+write) hits
+system.iocache.demand_miss_latency 0 # number of demand (read+write) miss cycles
+system.iocache.demand_miss_rate 1 # miss rate for demand accesses
+system.iocache.demand_misses 41726 # number of demand (read+write) misses
+system.iocache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
+system.iocache.demand_mshr_miss_latency 0 # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_rate 0 # mshr miss rate for demand accesses
+system.iocache.demand_mshr_misses 0 # number of demand (read+write) MSHR misses
+system.iocache.fast_writes 0 # number of fast writes performed
+system.iocache.mshr_cap_events 0 # number of times MSHR cap was activated
+system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.iocache.overall_accesses 41726 # number of overall (read+write) accesses
+system.iocache.overall_avg_miss_latency 0 # average overall miss latency
+system.iocache.overall_avg_mshr_miss_latency <err: div-0> # average overall mshr miss latency
+system.iocache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
+system.iocache.overall_hits 0 # number of overall hits
+system.iocache.overall_miss_latency 0 # number of overall miss cycles
+system.iocache.overall_miss_rate 1 # miss rate for overall accesses
+system.iocache.overall_misses 41726 # number of overall misses
+system.iocache.overall_mshr_hits 0 # number of overall MSHR hits
+system.iocache.overall_mshr_miss_latency 0 # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_rate 0 # mshr miss rate for overall accesses
+system.iocache.overall_mshr_misses 0 # number of overall MSHR misses
+system.iocache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
+system.iocache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
+system.iocache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
+system.iocache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
+system.iocache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
+system.iocache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
+system.iocache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
+system.iocache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
+system.iocache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
+system.iocache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
+system.iocache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
+system.iocache.replacements 41686 # number of replacements
+system.iocache.sampled_refs 41702 # Sample count of references to valid blocks.
+system.iocache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
+system.iocache.tagsinuse 1.226223 # Cycle average of tags in use
+system.iocache.total_refs 0 # Total number of references to valid blocks.
+system.iocache.warmup_cycle 1684804097017 # Cycle when the warmup percentage was hit.
+system.iocache.writebacks 41512 # number of writebacks
system.l2c.ReadExReq_accesses 304342 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_misses 304342 # number of ReadExReq misses
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stderr b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stderr
index 32120d9d6..072cb6c8c 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stderr
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stderr
@@ -1,3 +1,3 @@
-Listening for system connection on port 3457
-0: system.remote_gdb.listener: listening for remote gdb on port 7001
+Listening for system connection on port 3456
+0: system.remote_gdb.listener: listening for remote gdb on port 7000
warn: Entering event queue @ 0. Starting simulation...
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stdout b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stdout
index 1f648aea1..00122ad9f 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stdout
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stdout
@@ -5,9 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Aug 3 2007 04:02:11
-M5 started Fri Aug 3 04:21:55 2007
-M5 executing on zizzer.eecs.umich.edu
+M5 compiled Aug 10 2007 16:03:34
+M5 started Fri Aug 10 16:03:39 2007
+M5 executing on zeep
command line: build/ALPHA_FS/m5.fast -d build/ALPHA_FS/tests/fast/quick/10.linux-boot/alpha/linux/tsunami-simple-atomic tests/run.py quick/10.linux-boot/alpha/linux/tsunami-simple-atomic
Global frequency set at 1000000000000 ticks per second
Exiting @ tick 1828355476000 because m5_exit instruction encountered
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/config.ini b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/config.ini
index bbfd059cd..f2dae72bb 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/config.ini
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/config.ini
@@ -5,7 +5,7 @@ dummy=0
[system]
type=LinuxAlphaSystem
-children=bridge cpu0 cpu1 disk0 disk2 intrctrl iobus l2c membus physmem sim_console simple_disk toL2Bus tsunami
+children=bridge cpu0 cpu1 disk0 disk2 intrctrl iobus iocache l2c membus physmem sim_console simple_disk toL2Bus tsunami
boot_cpu_frequency=500
boot_osflags=root=/dev/hda1 console=ttyS0
console=/dist/m5/system/binaries/console
@@ -22,8 +22,8 @@ system_type=34
[system.bridge]
type=Bridge
delay=50000
-fix_partial_write_a=false
-fix_partial_write_b=true
+filter_ranges_a=0:18446744073709551615
+filter_ranges_b=0:8589934591
nack_delay=4000
req_size_a=16
req_size_b=16
@@ -63,10 +63,12 @@ type=BaseCache
addr_range=0:18446744073709551615
assoc=4
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=1000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=4
prefetch_access=false
prefetch_cache_check_push=true
@@ -101,10 +103,12 @@ type=BaseCache
addr_range=0:18446744073709551615
assoc=1
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=1000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=4
prefetch_access=false
prefetch_cache_check_push=true
@@ -167,10 +171,12 @@ type=BaseCache
addr_range=0:18446744073709551615
assoc=4
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=1000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=4
prefetch_access=false
prefetch_cache_check_push=true
@@ -205,10 +211,12 @@ type=BaseCache
addr_range=0:18446744073709551615
assoc=1
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=1000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=4
prefetch_access=false
prefetch_cache_check_push=true
@@ -291,17 +299,55 @@ clock=1000
responder_set=true
width=64
default=system.tsunami.pciconfig.pio
-port=system.bridge.side_a system.tsunami.cchip.pio system.tsunami.pchip.pio system.tsunami.fake_sm_chip.pio system.tsunami.fake_uart1.pio system.tsunami.fake_uart2.pio system.tsunami.fake_uart3.pio system.tsunami.fake_uart4.pio system.tsunami.fake_ppc.pio system.tsunami.fake_OROM.pio system.tsunami.fake_pnp_addr.pio system.tsunami.fake_pnp_write.pio system.tsunami.fake_pnp_read0.pio system.tsunami.fake_pnp_read1.pio system.tsunami.fake_pnp_read2.pio system.tsunami.fake_pnp_read3.pio system.tsunami.fake_pnp_read4.pio system.tsunami.fake_pnp_read5.pio system.tsunami.fake_pnp_read6.pio system.tsunami.fake_pnp_read7.pio system.tsunami.fake_ata0.pio system.tsunami.fake_ata1.pio system.tsunami.fb.pio system.tsunami.io.pio system.tsunami.uart.pio system.tsunami.console.pio system.tsunami.ide.pio system.tsunami.ethernet.pio system.tsunami.ethernet.config system.tsunami.ethernet.dma system.tsunami.ide.config system.tsunami.ide.dma
+port=system.bridge.side_a system.tsunami.cchip.pio system.tsunami.pchip.pio system.tsunami.fake_sm_chip.pio system.tsunami.fake_uart1.pio system.tsunami.fake_uart2.pio system.tsunami.fake_uart3.pio system.tsunami.fake_uart4.pio system.tsunami.fake_ppc.pio system.tsunami.fake_OROM.pio system.tsunami.fake_pnp_addr.pio system.tsunami.fake_pnp_write.pio system.tsunami.fake_pnp_read0.pio system.tsunami.fake_pnp_read1.pio system.tsunami.fake_pnp_read2.pio system.tsunami.fake_pnp_read3.pio system.tsunami.fake_pnp_read4.pio system.tsunami.fake_pnp_read5.pio system.tsunami.fake_pnp_read6.pio system.tsunami.fake_pnp_read7.pio system.tsunami.fake_ata0.pio system.tsunami.fake_ata1.pio system.tsunami.fb.pio system.tsunami.io.pio system.tsunami.uart.pio system.tsunami.console.pio system.tsunami.ide.pio system.tsunami.ethernet.pio system.iocache.cpu_side system.tsunami.ethernet.config system.tsunami.ethernet.dma system.tsunami.ide.config system.tsunami.ide.dma
+
+[system.iocache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=8
+block_size=64
+cpu_side_filter_ranges=549755813888:18446744073709551615
+hash_delay=1
+latency=50000
+lifo=false
+max_miss_count=0
+mem_side_filter_ranges=0:18446744073709551615
+mshrs=20
+prefetch_access=false
+prefetch_cache_check_push=true
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=500000
+prefetch_miss=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=1024
+split=false
+split_size=0
+subblock_size=0
+tgts_per_mshr=12
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.iobus.port[28]
+mem_side=system.membus.port[2]
[system.l2c]
type=BaseCache
addr_range=0:18446744073709551615
assoc=8
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=10000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=92
prefetch_access=false
prefetch_cache_check_push=true
@@ -325,7 +371,7 @@ trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.toL2Bus.port[0]
-mem_side=system.membus.port[2]
+mem_side=system.membus.port[3]
[system.membus]
type=Bus
@@ -336,7 +382,7 @@ clock=1000
responder_set=false
width=64
default=system.membus.responder.pio
-port=system.bridge.side_b system.physmem.port[0] system.l2c.mem_side
+port=system.bridge.side_b system.physmem.port[0] system.iocache.mem_side system.l2c.mem_side
[system.membus.responder]
type=IsaFake
@@ -470,8 +516,8 @@ system=system
tx_delay=1000000
tx_fifo_size=524288
tx_thread=false
-config=system.iobus.port[28]
-dma=system.iobus.port[29]
+config=system.iobus.port[29]
+dma=system.iobus.port[30]
pio=system.iobus.port[27]
[system.tsunami.ethernet.configdata]
@@ -836,8 +882,8 @@ pci_func=0
pio_latency=1000
platform=system.tsunami
system=system
-config=system.iobus.port[30]
-dma=system.iobus.port[31]
+config=system.iobus.port[31]
+dma=system.iobus.port[32]
pio=system.iobus.port[26]
[system.tsunami.ide.configdata]
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/console.system.sim_console b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/console.system.sim_console
index ceae1faaf..c2aeea3f1 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/console.system.sim_console
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/console.system.sim_console
@@ -17,8 +17,8 @@ M5 console: m5AlphaAccess @ 0xFFFFFD0200000000
unix_boot_mem ends at FFFFFC0000078000
k_argc = 0
jumping to kernel at 0xFFFFFC0000310000, (PCBB 0xFFFFFC0000018180 pfn 1067)
- Entering slaveloop for cpu 1 my_rpb=FFFFFC0000018400
CallbackFixup 0 18000, t7=FFFFFC000070C000
+ Entering slaveloop for cpu 1 my_rpb=FFFFFC0000018400
Linux version 2.6.13 (hsul@zed.eecs.umich.edu) (gcc version 3.4.3) #1 SMP Sun Oct 8 19:52:07 EDT 2006
Booting GENERIC on Tsunami variation DP264 using machine vector DP264 from SRM
Major Options: SMP LEGACY_START VERBOSE_MCHECK
@@ -38,7 +38,7 @@ M5 console: m5AlphaAccess @ 0xFFFFFD0200000000
Memory: 118784k/131072k available (3314k kernel code, 8952k reserved, 983k data, 224k init)
Mount-cache hash table entries: 512
SMP starting up secondaries.
- Slave CPU 1 console command START
+ Slave CPU 1 console command START
SlaveCmd: restart FFFFFC0000310020 FFFFFC0000310020 vptb FFFFFFFE00000000 my_rpb FFFFFC0000018400 my_rpb_phys 18400
Brought up 2 CPUs
SMP: Total of 2 processors activated (8000.15 BogoMIPS).
@@ -77,7 +77,7 @@ SlaveCmd: restart FFFFFC0000310020 FFFFFC0000310020 vptb FFFFFFFE00000000 my_rpb
hdb: M5 IDE Disk, ATA DISK drive
ide0 at 0x8410-0x8417,0x8422 on irq 31
hda: max request size: 128KiB
- hda: 511056 sectors (261 MB), CHS=507/16/63, UDMA(33)
+ hda: 101808 sectors (52 MB), CHS=101/16/63, UDMA(33)
hda: cache flushes not supported
hda: hda1
hdb: max request size: 128KiB
@@ -104,6 +104,7 @@ SlaveCmd: restart FFFFFC0000310020 FFFFFC0000310020 vptb FFFFFFFE00000000 my_rpb
All bugs added by David S. Miller <davem@redhat.com>
VFS: Mounted root (ext2 filesystem) readonly.
Freeing unused kernel memory: 224k freed
- init started: BusyBox v1.1.0 (2006.08.17-02:54+0000) multi-call binary
-mounting filesystems...
-loading script...
+ init started: BusyBox v1.1.0 (2007.03.04-01:07+0000) multi-call binary
+mounting filesystems...
+EXT2-fs warning: checktime reached, running e2fsck is recommended
+ loading script...
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/m5stats.txt b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/m5stats.txt
index b7e78eb06..69eddfa1f 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/m5stats.txt
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/m5stats.txt
@@ -1,92 +1,92 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 608366 # Simulator instruction rate (inst/s)
-host_mem_usage 227884 # Number of bytes of host memory used
-host_seconds 106.58 # Real time elapsed on the host
-host_tick_rate 18308931831 # Simulator tick rate (ticks/s)
+host_inst_rate 1168071 # Simulator instruction rate (inst/s)
+host_mem_usage 295844 # Number of bytes of host memory used
+host_seconds 55.50 # Real time elapsed on the host
+host_tick_rate 35475030756 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
-sim_insts 64839479 # Number of instructions simulated
-sim_seconds 1.951367 # Number of seconds simulated
-sim_ticks 1951367346000 # Number of ticks simulated
-system.cpu0.dcache.LoadLockedReq_accesses 150248 # number of LoadLockedReq accesses(hits+misses)
-system.cpu0.dcache.LoadLockedReq_avg_miss_latency 10860.561606 # average LoadLockedReq miss latency
-system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency 9860.561606 # average LoadLockedReq mshr miss latency
-system.cpu0.dcache.LoadLockedReq_hits 136751 # number of LoadLockedReq hits
-system.cpu0.dcache.LoadLockedReq_miss_latency 146585000 # number of LoadLockedReq miss cycles
-system.cpu0.dcache.LoadLockedReq_miss_rate 0.089831 # miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_misses 13497 # number of LoadLockedReq misses
-system.cpu0.dcache.LoadLockedReq_mshr_miss_latency 133088000 # number of LoadLockedReq MSHR miss cycles
-system.cpu0.dcache.LoadLockedReq_mshr_miss_rate 0.089831 # mshr miss rate for LoadLockedReq accesses
-system.cpu0.dcache.LoadLockedReq_mshr_misses 13497 # number of LoadLockedReq MSHR misses
-system.cpu0.dcache.ReadReq_accesses 7920707 # number of ReadReq accesses(hits+misses)
-system.cpu0.dcache.ReadReq_avg_miss_latency 13239.029006 # average ReadReq miss latency
-system.cpu0.dcache.ReadReq_avg_mshr_miss_latency 12239.003253 # average ReadReq mshr miss latency
+sim_insts 64822650 # Number of instructions simulated
+sim_seconds 1.968714 # Number of seconds simulated
+sim_ticks 1968713509000 # Number of ticks simulated
+system.cpu0.dcache.LoadLockedReq_accesses 151114 # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency 19061.903705 # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency 17061.903705 # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_hits 137593 # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_miss_latency 257736000 # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_rate 0.089475 # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_misses 13521 # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency 230694000 # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate 0.089475 # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_misses 13521 # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.ReadReq_accesses 7907510 # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_avg_miss_latency 20735.722621 # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency 18735.695271 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
-system.cpu0.dcache.ReadReq_hits 6328668 # number of ReadReq hits
-system.cpu0.dcache.ReadReq_miss_latency 21077050500 # number of ReadReq miss cycles
-system.cpu0.dcache.ReadReq_miss_rate 0.200997 # miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_misses 1592039 # number of ReadReq misses
-system.cpu0.dcache.ReadReq_mshr_miss_latency 19484970500 # number of ReadReq MSHR miss cycles
-system.cpu0.dcache.ReadReq_mshr_miss_rate 0.200997 # mshr miss rate for ReadReq accesses
-system.cpu0.dcache.ReadReq_mshr_misses 1592039 # number of ReadReq MSHR misses
-system.cpu0.dcache.ReadReq_mshr_uncacheable_latency 846944000 # number of ReadReq MSHR uncacheable cycles
-system.cpu0.dcache.StoreCondReq_accesses 149727 # number of StoreCondReq accesses(hits+misses)
-system.cpu0.dcache.StoreCondReq_avg_miss_latency 12266.165876 # average StoreCondReq miss latency
-system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency 11266.165876 # average StoreCondReq mshr miss latency
-system.cpu0.dcache.StoreCondReq_hits 126963 # number of StoreCondReq hits
-system.cpu0.dcache.StoreCondReq_miss_latency 279227000 # number of StoreCondReq miss cycles
-system.cpu0.dcache.StoreCondReq_miss_rate 0.152037 # miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_misses 22764 # number of StoreCondReq misses
-system.cpu0.dcache.StoreCondReq_mshr_miss_latency 256463000 # number of StoreCondReq MSHR miss cycles
-system.cpu0.dcache.StoreCondReq_mshr_miss_rate 0.152037 # mshr miss rate for StoreCondReq accesses
-system.cpu0.dcache.StoreCondReq_mshr_misses 22764 # number of StoreCondReq MSHR misses
-system.cpu0.dcache.WriteReq_accesses 4824283 # number of WriteReq accesses(hits+misses)
-system.cpu0.dcache.WriteReq_avg_miss_latency 13877.297001 # average WriteReq miss latency
-system.cpu0.dcache.WriteReq_avg_mshr_miss_latency 12877.297001 # average WriteReq mshr miss latency
+system.cpu0.dcache.ReadReq_hits 6317022 # number of ReadReq hits
+system.cpu0.dcache.ReadReq_miss_latency 32979918000 # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_rate 0.201136 # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_misses 1590488 # number of ReadReq misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency 29798898500 # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate 0.201136 # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_misses 1590488 # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency 851250000 # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.StoreCondReq_accesses 150580 # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_avg_miss_latency 21081.002979 # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency 19081.002979 # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_hits 128087 # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_miss_latency 474175000 # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_rate 0.149376 # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_misses 22493 # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency 429189000 # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate 0.149376 # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_misses 22493 # number of StoreCondReq MSHR misses
+system.cpu0.dcache.WriteReq_accesses 4787550 # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_avg_miss_latency 24603.629534 # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency 22603.629534 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
-system.cpu0.dcache.WriteReq_hits 4508382 # number of WriteReq hits
-system.cpu0.dcache.WriteReq_miss_latency 4383852000 # number of WriteReq miss cycles
-system.cpu0.dcache.WriteReq_miss_rate 0.065481 # miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_misses 315901 # number of WriteReq misses
-system.cpu0.dcache.WriteReq_mshr_miss_latency 4067951000 # number of WriteReq MSHR miss cycles
-system.cpu0.dcache.WriteReq_mshr_miss_rate 0.065481 # mshr miss rate for WriteReq accesses
-system.cpu0.dcache.WriteReq_mshr_misses 315901 # number of WriteReq MSHR misses
-system.cpu0.dcache.WriteReq_mshr_uncacheable_latency 1297859000 # number of WriteReq MSHR uncacheable cycles
+system.cpu0.dcache.WriteReq_hits 4476601 # number of WriteReq hits
+system.cpu0.dcache.WriteReq_miss_latency 7650474000 # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_rate 0.064950 # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_misses 310949 # number of WriteReq misses
+system.cpu0.dcache.WriteReq_mshr_miss_latency 7028576000 # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_rate 0.064950 # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_misses 310949 # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_uncacheable_latency 1305238500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
-system.cpu0.dcache.avg_refs 6.121232 # Average number of references to valid blocks.
+system.cpu0.dcache.avg_refs 6.113033 # Average number of references to valid blocks.
system.cpu0.dcache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
-system.cpu0.dcache.demand_accesses 12744990 # number of demand (read+write) accesses
-system.cpu0.dcache.demand_avg_miss_latency 13344.708167 # average overall miss latency
-system.cpu0.dcache.demand_avg_mshr_miss_latency 12344.686678 # average overall mshr miss latency
-system.cpu0.dcache.demand_hits 10837050 # number of demand (read+write) hits
-system.cpu0.dcache.demand_miss_latency 25460902500 # number of demand (read+write) miss cycles
-system.cpu0.dcache.demand_miss_rate 0.149701 # miss rate for demand accesses
-system.cpu0.dcache.demand_misses 1907940 # number of demand (read+write) misses
+system.cpu0.dcache.demand_accesses 12695060 # number of demand (read+write) accesses
+system.cpu0.dcache.demand_avg_miss_latency 21368.255693 # average overall miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency 19368.232815 # average overall mshr miss latency
+system.cpu0.dcache.demand_hits 10793623 # number of demand (read+write) hits
+system.cpu0.dcache.demand_miss_latency 40630392000 # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_rate 0.149778 # miss rate for demand accesses
+system.cpu0.dcache.demand_misses 1901437 # number of demand (read+write) misses
system.cpu0.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu0.dcache.demand_mshr_miss_latency 23552921500 # number of demand (read+write) MSHR miss cycles
-system.cpu0.dcache.demand_mshr_miss_rate 0.149701 # mshr miss rate for demand accesses
-system.cpu0.dcache.demand_mshr_misses 1907940 # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_miss_latency 36827474500 # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_rate 0.149778 # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_misses 1901437 # number of demand (read+write) MSHR misses
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu0.dcache.overall_accesses 12744990 # number of overall (read+write) accesses
-system.cpu0.dcache.overall_avg_miss_latency 13344.708167 # average overall miss latency
-system.cpu0.dcache.overall_avg_mshr_miss_latency 12344.686678 # average overall mshr miss latency
+system.cpu0.dcache.overall_accesses 12695060 # number of overall (read+write) accesses
+system.cpu0.dcache.overall_avg_miss_latency 21368.255693 # average overall miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency 19368.232815 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
-system.cpu0.dcache.overall_hits 10837050 # number of overall hits
-system.cpu0.dcache.overall_miss_latency 25460902500 # number of overall miss cycles
-system.cpu0.dcache.overall_miss_rate 0.149701 # miss rate for overall accesses
-system.cpu0.dcache.overall_misses 1907940 # number of overall misses
+system.cpu0.dcache.overall_hits 10793623 # number of overall hits
+system.cpu0.dcache.overall_miss_latency 40630392000 # number of overall miss cycles
+system.cpu0.dcache.overall_miss_rate 0.149778 # miss rate for overall accesses
+system.cpu0.dcache.overall_misses 1901437 # number of overall misses
system.cpu0.dcache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu0.dcache.overall_mshr_miss_latency 23552921500 # number of overall MSHR miss cycles
-system.cpu0.dcache.overall_mshr_miss_rate 0.149701 # mshr miss rate for overall accesses
-system.cpu0.dcache.overall_mshr_misses 1907940 # number of overall MSHR misses
-system.cpu0.dcache.overall_mshr_uncacheable_latency 2144803000 # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_miss_latency 36827474500 # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_rate 0.149778 # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_misses 1901437 # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_uncacheable_latency 2156488500 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu0.dcache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu0.dcache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
@@ -97,69 +97,69 @@ system.cpu0.dcache.prefetcher.num_hwpf_issued 0
system.cpu0.dcache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu0.dcache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu0.dcache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
-system.cpu0.dcache.replacements 1829212 # number of replacements
-system.cpu0.dcache.sampled_refs 1829724 # Sample count of references to valid blocks.
+system.cpu0.dcache.replacements 1823135 # number of replacements
+system.cpu0.dcache.sampled_refs 1823507 # Sample count of references to valid blocks.
system.cpu0.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu0.dcache.tagsinuse 497.900810 # Cycle average of tags in use
-system.cpu0.dcache.total_refs 11200165 # Total number of references to valid blocks.
-system.cpu0.dcache.warmup_cycle 58293000 # Cycle when the warmup percentage was hit.
-system.cpu0.dcache.writebacks 322933 # number of writebacks
-system.cpu0.dtb.accesses 725071 # DTB accesses
-system.cpu0.dtb.acv 305 # DTB access violations
-system.cpu0.dtb.hits 13035385 # DTB hits
-system.cpu0.dtb.misses 8682 # DTB misses
-system.cpu0.dtb.read_accesses 527638 # DTB read accesses
-system.cpu0.dtb.read_acv 184 # DTB read access violations
-system.cpu0.dtb.read_hits 8058540 # DTB read hits
-system.cpu0.dtb.read_misses 7858 # DTB read misses
-system.cpu0.dtb.write_accesses 197433 # DTB write accesses
-system.cpu0.dtb.write_acv 121 # DTB write access violations
-system.cpu0.dtb.write_hits 4976845 # DTB write hits
-system.cpu0.dtb.write_misses 824 # DTB write misses
-system.cpu0.icache.ReadReq_accesses 51081135 # number of ReadReq accesses(hits+misses)
-system.cpu0.icache.ReadReq_avg_miss_latency 12048.344860 # average ReadReq miss latency
-system.cpu0.icache.ReadReq_avg_mshr_miss_latency 11047.036239 # average ReadReq mshr miss latency
-system.cpu0.icache.ReadReq_hits 50399501 # number of ReadReq hits
-system.cpu0.icache.ReadReq_miss_latency 8212561500 # number of ReadReq miss cycles
-system.cpu0.icache.ReadReq_miss_rate 0.013344 # miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_misses 681634 # number of ReadReq misses
-system.cpu0.icache.ReadReq_mshr_miss_latency 7530035500 # number of ReadReq MSHR miss cycles
-system.cpu0.icache.ReadReq_mshr_miss_rate 0.013344 # mshr miss rate for ReadReq accesses
-system.cpu0.icache.ReadReq_mshr_misses 681634 # number of ReadReq MSHR misses
+system.cpu0.dcache.tagsinuse 497.865470 # Cycle average of tags in use
+system.cpu0.dcache.total_refs 11147158 # Total number of references to valid blocks.
+system.cpu0.dcache.warmup_cycle 64994000 # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.writebacks 318658 # number of writebacks
+system.cpu0.dtb.accesses 670326 # DTB accesses
+system.cpu0.dtb.acv 284 # DTB access violations
+system.cpu0.dtb.hits 12987845 # DTB hits
+system.cpu0.dtb.misses 8007 # DTB misses
+system.cpu0.dtb.read_accesses 490175 # DTB read accesses
+system.cpu0.dtb.read_acv 174 # DTB read access violations
+system.cpu0.dtb.read_hits 8046787 # DTB read hits
+system.cpu0.dtb.read_misses 7315 # DTB read misses
+system.cpu0.dtb.write_accesses 180151 # DTB write accesses
+system.cpu0.dtb.write_acv 110 # DTB write access violations
+system.cpu0.dtb.write_hits 4941058 # DTB write hits
+system.cpu0.dtb.write_misses 692 # DTB write misses
+system.cpu0.icache.ReadReq_accesses 50999228 # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_avg_miss_latency 13252.142852 # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency 11250.854306 # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_hits 50311243 # number of ReadReq hits
+system.cpu0.icache.ReadReq_miss_latency 9117275500 # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_rate 0.013490 # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_misses 687985 # number of ReadReq misses
+system.cpu0.icache.ReadReq_mshr_miss_latency 7740419000 # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate 0.013490 # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_misses 687985 # number of ReadReq MSHR misses
system.cpu0.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
-system.cpu0.icache.avg_refs 73.953888 # Average number of references to valid blocks.
+system.cpu0.icache.avg_refs 73.142328 # Average number of references to valid blocks.
system.cpu0.icache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu0.icache.cache_copies 0 # number of cache copies performed
-system.cpu0.icache.demand_accesses 51081135 # number of demand (read+write) accesses
-system.cpu0.icache.demand_avg_miss_latency 12048.344860 # average overall miss latency
-system.cpu0.icache.demand_avg_mshr_miss_latency 11047.036239 # average overall mshr miss latency
-system.cpu0.icache.demand_hits 50399501 # number of demand (read+write) hits
-system.cpu0.icache.demand_miss_latency 8212561500 # number of demand (read+write) miss cycles
-system.cpu0.icache.demand_miss_rate 0.013344 # miss rate for demand accesses
-system.cpu0.icache.demand_misses 681634 # number of demand (read+write) misses
+system.cpu0.icache.demand_accesses 50999228 # number of demand (read+write) accesses
+system.cpu0.icache.demand_avg_miss_latency 13252.142852 # average overall miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency 11250.854306 # average overall mshr miss latency
+system.cpu0.icache.demand_hits 50311243 # number of demand (read+write) hits
+system.cpu0.icache.demand_miss_latency 9117275500 # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_rate 0.013490 # miss rate for demand accesses
+system.cpu0.icache.demand_misses 687985 # number of demand (read+write) misses
system.cpu0.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu0.icache.demand_mshr_miss_latency 7530035500 # number of demand (read+write) MSHR miss cycles
-system.cpu0.icache.demand_mshr_miss_rate 0.013344 # mshr miss rate for demand accesses
-system.cpu0.icache.demand_mshr_misses 681634 # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_miss_latency 7740419000 # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_rate 0.013490 # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_misses 687985 # number of demand (read+write) MSHR misses
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu0.icache.overall_accesses 51081135 # number of overall (read+write) accesses
-system.cpu0.icache.overall_avg_miss_latency 12048.344860 # average overall miss latency
-system.cpu0.icache.overall_avg_mshr_miss_latency 11047.036239 # average overall mshr miss latency
+system.cpu0.icache.overall_accesses 50999228 # number of overall (read+write) accesses
+system.cpu0.icache.overall_avg_miss_latency 13252.142852 # average overall miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency 11250.854306 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
-system.cpu0.icache.overall_hits 50399501 # number of overall hits
-system.cpu0.icache.overall_miss_latency 8212561500 # number of overall miss cycles
-system.cpu0.icache.overall_miss_rate 0.013344 # miss rate for overall accesses
-system.cpu0.icache.overall_misses 681634 # number of overall misses
+system.cpu0.icache.overall_hits 50311243 # number of overall hits
+system.cpu0.icache.overall_miss_latency 9117275500 # number of overall miss cycles
+system.cpu0.icache.overall_miss_rate 0.013490 # miss rate for overall accesses
+system.cpu0.icache.overall_misses 687985 # number of overall misses
system.cpu0.icache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu0.icache.overall_mshr_miss_latency 7530035500 # number of overall MSHR miss cycles
-system.cpu0.icache.overall_mshr_miss_rate 0.013344 # mshr miss rate for overall accesses
-system.cpu0.icache.overall_mshr_misses 681634 # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_miss_latency 7740419000 # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_rate 0.013490 # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_misses 687985 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu0.icache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
@@ -171,190 +171,190 @@ system.cpu0.icache.prefetcher.num_hwpf_issued 0
system.cpu0.icache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu0.icache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu0.icache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
-system.cpu0.icache.replacements 680987 # number of replacements
-system.cpu0.icache.sampled_refs 681499 # Sample count of references to valid blocks.
+system.cpu0.icache.replacements 687342 # number of replacements
+system.cpu0.icache.sampled_refs 687854 # Sample count of references to valid blocks.
system.cpu0.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu0.icache.tagsinuse 508.821605 # Cycle average of tags in use
-system.cpu0.icache.total_refs 50399501 # Total number of references to valid blocks.
-system.cpu0.icache.warmup_cycle 35300494000 # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tagsinuse 507.625820 # Cycle average of tags in use
+system.cpu0.icache.total_refs 50311243 # Total number of references to valid blocks.
+system.cpu0.icache.warmup_cycle 47300854000 # Cycle when the warmup percentage was hit.
system.cpu0.icache.writebacks 0 # number of writebacks
-system.cpu0.idle_fraction 0.949890 # Percentage of idle cycles
-system.cpu0.itb.accesses 3593148 # ITB accesses
-system.cpu0.itb.acv 161 # ITB acv
-system.cpu0.itb.hits 3589202 # ITB hits
-system.cpu0.itb.misses 3946 # ITB misses
-system.cpu0.kern.callpal 145952 # number of callpals executed
+system.cpu0.idle_fraction 0.942071 # Percentage of idle cycles
+system.cpu0.itb.accesses 3425789 # ITB accesses
+system.cpu0.itb.acv 143 # ITB acv
+system.cpu0.itb.hits 3422100 # ITB hits
+system.cpu0.itb.misses 3689 # ITB misses
+system.cpu0.kern.callpal 147422 # number of callpals executed
system.cpu0.kern.callpal_cserve 1 0.00% 0.00% # number of callpals executed
-system.cpu0.kern.callpal_wripir 536 0.37% 0.37% # number of callpals executed
-system.cpu0.kern.callpal_wrmces 1 0.00% 0.37% # number of callpals executed
-system.cpu0.kern.callpal_wrfen 1 0.00% 0.37% # number of callpals executed
-system.cpu0.kern.callpal_wrvptptr 1 0.00% 0.37% # number of callpals executed
-system.cpu0.kern.callpal_swpctx 3014 2.07% 2.44% # number of callpals executed
-system.cpu0.kern.callpal_tbi 46 0.03% 2.47% # number of callpals executed
-system.cpu0.kern.callpal_wrent 7 0.00% 2.47% # number of callpals executed
-system.cpu0.kern.callpal_swpipl 131018 89.77% 92.24% # number of callpals executed
-system.cpu0.kern.callpal_rdps 6493 4.45% 96.69% # number of callpals executed
-system.cpu0.kern.callpal_wrkgp 1 0.00% 96.69% # number of callpals executed
-system.cpu0.kern.callpal_wrusp 4 0.00% 96.69% # number of callpals executed
-system.cpu0.kern.callpal_rdusp 8 0.01% 96.70% # number of callpals executed
-system.cpu0.kern.callpal_whami 2 0.00% 96.70% # number of callpals executed
-system.cpu0.kern.callpal_rti 4302 2.95% 99.65% # number of callpals executed
-system.cpu0.kern.callpal_callsys 368 0.25% 99.90% # number of callpals executed
-system.cpu0.kern.callpal_imb 149 0.10% 100.00% # number of callpals executed
+system.cpu0.kern.callpal_wripir 513 0.35% 0.35% # number of callpals executed
+system.cpu0.kern.callpal_wrmces 1 0.00% 0.35% # number of callpals executed
+system.cpu0.kern.callpal_wrfen 1 0.00% 0.35% # number of callpals executed
+system.cpu0.kern.callpal_wrvptptr 1 0.00% 0.35% # number of callpals executed
+system.cpu0.kern.callpal_swpctx 2975 2.02% 2.37% # number of callpals executed
+system.cpu0.kern.callpal_tbi 44 0.03% 2.40% # number of callpals executed
+system.cpu0.kern.callpal_wrent 7 0.00% 2.40% # number of callpals executed
+system.cpu0.kern.callpal_swpipl 132539 89.90% 92.31% # number of callpals executed
+system.cpu0.kern.callpal_rdps 6657 4.52% 96.82% # number of callpals executed
+system.cpu0.kern.callpal_wrkgp 1 0.00% 96.82% # number of callpals executed
+system.cpu0.kern.callpal_wrusp 3 0.00% 96.83% # number of callpals executed
+system.cpu0.kern.callpal_rdusp 7 0.00% 96.83% # number of callpals executed
+system.cpu0.kern.callpal_whami 2 0.00% 96.83% # number of callpals executed
+system.cpu0.kern.callpal_rti 4182 2.84% 99.67% # number of callpals executed
+system.cpu0.kern.callpal_callsys 341 0.23% 99.90% # number of callpals executed
+system.cpu0.kern.callpal_imb 147 0.10% 100.00% # number of callpals executed
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
-system.cpu0.kern.inst.hwrei 161590 # number of hwrei instructions executed
-system.cpu0.kern.inst.quiesce 6598 # number of quiesce instructions executed
-system.cpu0.kern.ipl_count 137863 # number of times we switched to this ipl
-system.cpu0.kern.ipl_count_0 55298 40.11% 40.11% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count_21 131 0.10% 40.21% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count_22 1969 1.43% 41.63% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count_30 442 0.32% 41.95% # number of times we switched to this ipl
-system.cpu0.kern.ipl_count_31 80023 58.05% 100.00% # number of times we switched to this ipl
-system.cpu0.kern.ipl_good 111708 # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good_0 54804 49.06% 49.06% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good_21 131 0.12% 49.18% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good_22 1969 1.76% 50.94% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good_30 442 0.40% 51.34% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_good_31 54362 48.66% 100.00% # number of times we switched to this ipl from a different ipl
-system.cpu0.kern.ipl_ticks 1951366621000 # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks_0 1898503749000 97.29% 97.29% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks_21 76310500 0.00% 97.29% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks_22 547835000 0.03% 97.32% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks_30 278789500 0.01% 97.34% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_ticks_31 51959937000 2.66% 100.00% # number of cycles we spent at this ipl
-system.cpu0.kern.ipl_used_0 0.991067 # fraction of swpipl calls that actually changed the ipl
+system.cpu0.kern.inst.hwrei 162080 # number of hwrei instructions executed
+system.cpu0.kern.inst.quiesce 6601 # number of quiesce instructions executed
+system.cpu0.kern.ipl_count 139255 # number of times we switched to this ipl
+system.cpu0.kern.ipl_count_0 55824 40.09% 40.09% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count_21 133 0.10% 40.18% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count_22 1975 1.42% 41.60% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count_30 427 0.31% 41.91% # number of times we switched to this ipl
+system.cpu0.kern.ipl_count_31 80896 58.09% 100.00% # number of times we switched to this ipl
+system.cpu0.kern.ipl_good 112706 # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good_0 55298 49.06% 49.06% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good_21 133 0.12% 49.18% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good_22 1975 1.75% 50.93% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good_30 427 0.38% 51.31% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_good_31 54873 48.69% 100.00% # number of times we switched to this ipl from a different ipl
+system.cpu0.kern.ipl_ticks 1967810431000 # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks_0 1902069649000 96.66% 96.66% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks_21 84751000 0.00% 96.66% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks_22 557432500 0.03% 96.69% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks_30 285148500 0.01% 96.71% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_ticks_31 64813450000 3.29% 100.00% # number of cycles we spent at this ipl
+system.cpu0.kern.ipl_used_0 0.990578 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used_21 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used_22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used_30 1 # fraction of swpipl calls that actually changed the ipl
-system.cpu0.kern.ipl_used_31 0.679330 # fraction of swpipl calls that actually changed the ipl
-system.cpu0.kern.mode_good_kernel 1275
-system.cpu0.kern.mode_good_user 1276
+system.cpu0.kern.ipl_used_31 0.678315 # fraction of swpipl calls that actually changed the ipl
+system.cpu0.kern.mode_good_kernel 1135
+system.cpu0.kern.mode_good_user 1135
system.cpu0.kern.mode_good_idle 0
-system.cpu0.kern.mode_switch_kernel 6846 # number of protection mode switches
-system.cpu0.kern.mode_switch_user 1276 # number of protection mode switches
+system.cpu0.kern.mode_switch_kernel 6655 # number of protection mode switches
+system.cpu0.kern.mode_switch_user 1135 # number of protection mode switches
system.cpu0.kern.mode_switch_idle 0 # number of protection mode switches
system.cpu0.kern.mode_switch_good <err: div-0> # fraction of useful protection mode switches
-system.cpu0.kern.mode_switch_good_kernel 0.186240 # fraction of useful protection mode switches
+system.cpu0.kern.mode_switch_good_kernel 0.170548 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good_user 1 # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good_idle <err: div-0> # fraction of useful protection mode switches
-system.cpu0.kern.mode_ticks_kernel 1948118613000 99.83% 99.83% # number of ticks spent at the given mode
-system.cpu0.kern.mode_ticks_user 3248006000 0.17% 100.00% # number of ticks spent at the given mode
+system.cpu0.kern.mode_ticks_kernel 1963744351000 99.84% 99.84% # number of ticks spent at the given mode
+system.cpu0.kern.mode_ticks_user 3182753000 0.16% 100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks_idle 0 0.00% 100.00% # number of ticks spent at the given mode
-system.cpu0.kern.swap_context 3015 # number of times the context was actually changed
-system.cpu0.kern.syscall 228 # number of syscalls executed
-system.cpu0.kern.syscall_2 7 3.07% 3.07% # number of syscalls executed
-system.cpu0.kern.syscall_3 19 8.33% 11.40% # number of syscalls executed
-system.cpu0.kern.syscall_4 3 1.32% 12.72% # number of syscalls executed
-system.cpu0.kern.syscall_6 31 13.60% 26.32% # number of syscalls executed
-system.cpu0.kern.syscall_12 1 0.44% 26.75% # number of syscalls executed
-system.cpu0.kern.syscall_15 1 0.44% 27.19% # number of syscalls executed
-system.cpu0.kern.syscall_17 10 4.39% 31.58% # number of syscalls executed
-system.cpu0.kern.syscall_19 6 2.63% 34.21% # number of syscalls executed
-system.cpu0.kern.syscall_20 4 1.75% 35.96% # number of syscalls executed
-system.cpu0.kern.syscall_23 2 0.88% 36.84% # number of syscalls executed
-system.cpu0.kern.syscall_24 4 1.75% 38.60% # number of syscalls executed
-system.cpu0.kern.syscall_33 8 3.51% 42.11% # number of syscalls executed
-system.cpu0.kern.syscall_41 2 0.88% 42.98% # number of syscalls executed
-system.cpu0.kern.syscall_45 39 17.11% 60.09% # number of syscalls executed
-system.cpu0.kern.syscall_47 4 1.75% 61.84% # number of syscalls executed
-system.cpu0.kern.syscall_48 8 3.51% 65.35% # number of syscalls executed
-system.cpu0.kern.syscall_54 9 3.95% 69.30% # number of syscalls executed
-system.cpu0.kern.syscall_58 1 0.44% 69.74% # number of syscalls executed
-system.cpu0.kern.syscall_59 6 2.63% 72.37% # number of syscalls executed
-system.cpu0.kern.syscall_71 32 14.04% 86.40% # number of syscalls executed
-system.cpu0.kern.syscall_73 3 1.32% 87.72% # number of syscalls executed
-system.cpu0.kern.syscall_74 9 3.95% 91.67% # number of syscalls executed
-system.cpu0.kern.syscall_87 1 0.44% 92.11% # number of syscalls executed
-system.cpu0.kern.syscall_90 2 0.88% 92.98% # number of syscalls executed
-system.cpu0.kern.syscall_92 7 3.07% 96.05% # number of syscalls executed
-system.cpu0.kern.syscall_97 2 0.88% 96.93% # number of syscalls executed
-system.cpu0.kern.syscall_98 2 0.88% 97.81% # number of syscalls executed
-system.cpu0.kern.syscall_132 2 0.88% 98.68% # number of syscalls executed
-system.cpu0.kern.syscall_144 1 0.44% 99.12% # number of syscalls executed
-system.cpu0.kern.syscall_147 2 0.88% 100.00% # number of syscalls executed
-system.cpu0.not_idle_fraction 0.050110 # Percentage of non-idle cycles
-system.cpu0.numCycles 1951367346000 # number of cpu cycles simulated
-system.cpu0.num_insts 51081134 # Number of instructions executed
-system.cpu0.num_refs 13268864 # Number of memory references
-system.cpu1.dcache.LoadLockedReq_accesses 61056 # number of LoadLockedReq accesses(hits+misses)
-system.cpu1.dcache.LoadLockedReq_avg_miss_latency 9095.192614 # average LoadLockedReq miss latency
-system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency 8095.192614 # average LoadLockedReq mshr miss latency
-system.cpu1.dcache.LoadLockedReq_hits 51633 # number of LoadLockedReq hits
-system.cpu1.dcache.LoadLockedReq_miss_latency 85704000 # number of LoadLockedReq miss cycles
-system.cpu1.dcache.LoadLockedReq_miss_rate 0.154334 # miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_misses 9423 # number of LoadLockedReq misses
-system.cpu1.dcache.LoadLockedReq_mshr_miss_latency 76281000 # number of LoadLockedReq MSHR miss cycles
-system.cpu1.dcache.LoadLockedReq_mshr_miss_rate 0.154334 # mshr miss rate for LoadLockedReq accesses
-system.cpu1.dcache.LoadLockedReq_mshr_misses 9423 # number of LoadLockedReq MSHR misses
-system.cpu1.dcache.ReadReq_accesses 2457845 # number of ReadReq accesses(hits+misses)
-system.cpu1.dcache.ReadReq_avg_miss_latency 11653.965886 # average ReadReq miss latency
-system.cpu1.dcache.ReadReq_avg_mshr_miss_latency 10653.909138 # average ReadReq mshr miss latency
+system.cpu0.kern.swap_context 2976 # number of times the context was actually changed
+system.cpu0.kern.syscall 212 # number of syscalls executed
+system.cpu0.kern.syscall_2 6 2.83% 2.83% # number of syscalls executed
+system.cpu0.kern.syscall_3 18 8.49% 11.32% # number of syscalls executed
+system.cpu0.kern.syscall_4 3 1.42% 12.74% # number of syscalls executed
+system.cpu0.kern.syscall_6 29 13.68% 26.42% # number of syscalls executed
+system.cpu0.kern.syscall_12 1 0.47% 26.89% # number of syscalls executed
+system.cpu0.kern.syscall_15 1 0.47% 27.36% # number of syscalls executed
+system.cpu0.kern.syscall_17 9 4.25% 31.60% # number of syscalls executed
+system.cpu0.kern.syscall_19 6 2.83% 34.43% # number of syscalls executed
+system.cpu0.kern.syscall_20 4 1.89% 36.32% # number of syscalls executed
+system.cpu0.kern.syscall_23 2 0.94% 37.26% # number of syscalls executed
+system.cpu0.kern.syscall_24 4 1.89% 39.15% # number of syscalls executed
+system.cpu0.kern.syscall_33 7 3.30% 42.45% # number of syscalls executed
+system.cpu0.kern.syscall_41 2 0.94% 43.40% # number of syscalls executed
+system.cpu0.kern.syscall_45 36 16.98% 60.38% # number of syscalls executed
+system.cpu0.kern.syscall_47 4 1.89% 62.26% # number of syscalls executed
+system.cpu0.kern.syscall_48 7 3.30% 65.57% # number of syscalls executed
+system.cpu0.kern.syscall_54 9 4.25% 69.81% # number of syscalls executed
+system.cpu0.kern.syscall_58 1 0.47% 70.28% # number of syscalls executed
+system.cpu0.kern.syscall_59 5 2.36% 72.64% # number of syscalls executed
+system.cpu0.kern.syscall_71 28 13.21% 85.85% # number of syscalls executed
+system.cpu0.kern.syscall_73 3 1.42% 87.26% # number of syscalls executed
+system.cpu0.kern.syscall_74 8 3.77% 91.04% # number of syscalls executed
+system.cpu0.kern.syscall_87 1 0.47% 91.51% # number of syscalls executed
+system.cpu0.kern.syscall_90 2 0.94% 92.45% # number of syscalls executed
+system.cpu0.kern.syscall_92 7 3.30% 95.75% # number of syscalls executed
+system.cpu0.kern.syscall_97 2 0.94% 96.70% # number of syscalls executed
+system.cpu0.kern.syscall_98 2 0.94% 97.64% # number of syscalls executed
+system.cpu0.kern.syscall_132 2 0.94% 98.58% # number of syscalls executed
+system.cpu0.kern.syscall_144 1 0.47% 99.06% # number of syscalls executed
+system.cpu0.kern.syscall_147 2 0.94% 100.00% # number of syscalls executed
+system.cpu0.not_idle_fraction 0.057929 # Percentage of non-idle cycles
+system.cpu0.numCycles 1967810461000 # number of cpu cycles simulated
+system.cpu0.num_insts 50999228 # Number of instructions executed
+system.cpu0.num_refs 13220047 # Number of memory references
+system.cpu1.dcache.LoadLockedReq_accesses 60083 # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency 15361.860059 # average LoadLockedReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency 13361.860059 # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_hits 50922 # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_miss_latency 140730000 # number of LoadLockedReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_rate 0.152472 # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_misses 9161 # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency 122408000 # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate 0.152472 # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_misses 9161 # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.ReadReq_accesses 2467630 # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_avg_miss_latency 15346.569238 # average ReadReq miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency 13346.533103 # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
-system.cpu1.dcache.ReadReq_hits 2334493 # number of ReadReq hits
-system.cpu1.dcache.ReadReq_miss_latency 1437540000 # number of ReadReq miss cycles
-system.cpu1.dcache.ReadReq_miss_rate 0.050187 # miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_misses 123352 # number of ReadReq misses
-system.cpu1.dcache.ReadReq_mshr_miss_latency 1314181000 # number of ReadReq MSHR miss cycles
-system.cpu1.dcache.ReadReq_mshr_miss_rate 0.050187 # mshr miss rate for ReadReq accesses
-system.cpu1.dcache.ReadReq_mshr_misses 123352 # number of ReadReq MSHR misses
-system.cpu1.dcache.ReadReq_mshr_uncacheable_latency 16729500 # number of ReadReq MSHR uncacheable cycles
-system.cpu1.dcache.StoreCondReq_accesses 60551 # number of StoreCondReq accesses(hits+misses)
-system.cpu1.dcache.StoreCondReq_avg_miss_latency 10960.125479 # average StoreCondReq miss latency
-system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency 9960.125479 # average StoreCondReq mshr miss latency
-system.cpu1.dcache.StoreCondReq_hits 46206 # number of StoreCondReq hits
-system.cpu1.dcache.StoreCondReq_miss_latency 157223000 # number of StoreCondReq miss cycles
-system.cpu1.dcache.StoreCondReq_miss_rate 0.236908 # miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_misses 14345 # number of StoreCondReq misses
-system.cpu1.dcache.StoreCondReq_mshr_miss_latency 142878000 # number of StoreCondReq MSHR miss cycles
-system.cpu1.dcache.StoreCondReq_mshr_miss_rate 0.236908 # mshr miss rate for StoreCondReq accesses
-system.cpu1.dcache.StoreCondReq_mshr_misses 14345 # number of StoreCondReq MSHR misses
-system.cpu1.dcache.WriteReq_accesses 1792743 # number of WriteReq accesses(hits+misses)
-system.cpu1.dcache.WriteReq_avg_miss_latency 13398.121192 # average WriteReq miss latency
-system.cpu1.dcache.WriteReq_avg_mshr_miss_latency 12398.121192 # average WriteReq mshr miss latency
+system.cpu1.dcache.ReadReq_hits 2343095 # number of ReadReq hits
+system.cpu1.dcache.ReadReq_miss_latency 1911185000 # number of ReadReq miss cycles
+system.cpu1.dcache.ReadReq_miss_rate 0.050467 # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_misses 124535 # number of ReadReq misses
+system.cpu1.dcache.ReadReq_mshr_miss_latency 1662110500 # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_miss_rate 0.050467 # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_mshr_misses 124535 # number of ReadReq MSHR misses
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency 13285500 # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.StoreCondReq_accesses 59592 # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_avg_miss_latency 18194.204729 # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency 16194.204729 # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_hits 45339 # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_miss_latency 259322000 # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_rate 0.239176 # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_misses 14253 # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency 230816000 # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate 0.239176 # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_misses 14253 # number of StoreCondReq MSHR misses
+system.cpu1.dcache.WriteReq_accesses 1828255 # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_avg_miss_latency 23673.821566 # average WriteReq miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency 21673.821566 # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
-system.cpu1.dcache.WriteReq_hits 1700344 # number of WriteReq hits
-system.cpu1.dcache.WriteReq_miss_latency 1237973000 # number of WriteReq miss cycles
-system.cpu1.dcache.WriteReq_miss_rate 0.051541 # miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_misses 92399 # number of WriteReq misses
-system.cpu1.dcache.WriteReq_mshr_miss_latency 1145574000 # number of WriteReq MSHR miss cycles
-system.cpu1.dcache.WriteReq_mshr_miss_rate 0.051541 # mshr miss rate for WriteReq accesses
-system.cpu1.dcache.WriteReq_mshr_misses 92399 # number of WriteReq MSHR misses
-system.cpu1.dcache.WriteReq_mshr_uncacheable_latency 421374000 # number of WriteReq MSHR uncacheable cycles
+system.cpu1.dcache.WriteReq_hits 1730583 # number of WriteReq hits
+system.cpu1.dcache.WriteReq_miss_latency 2312269500 # number of WriteReq miss cycles
+system.cpu1.dcache.WriteReq_miss_rate 0.053424 # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_misses 97672 # number of WriteReq misses
+system.cpu1.dcache.WriteReq_mshr_miss_latency 2116925500 # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_rate 0.053424 # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_mshr_misses 97672 # number of WriteReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_uncacheable_latency 405997000 # number of WriteReq MSHR uncacheable cycles
system.cpu1.dcache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
-system.cpu1.dcache.avg_refs 23.577992 # Average number of references to valid blocks.
+system.cpu1.dcache.avg_refs 22.844005 # Average number of references to valid blocks.
system.cpu1.dcache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu1.dcache.cache_copies 0 # number of cache copies performed
-system.cpu1.dcache.demand_accesses 4250588 # number of demand (read+write) accesses
-system.cpu1.dcache.demand_avg_miss_latency 12400.929776 # average overall miss latency
-system.cpu1.dcache.demand_avg_mshr_miss_latency 11400.897331 # average overall mshr miss latency
-system.cpu1.dcache.demand_hits 4034837 # number of demand (read+write) hits
-system.cpu1.dcache.demand_miss_latency 2675513000 # number of demand (read+write) miss cycles
-system.cpu1.dcache.demand_miss_rate 0.050758 # miss rate for demand accesses
-system.cpu1.dcache.demand_misses 215751 # number of demand (read+write) misses
+system.cpu1.dcache.demand_accesses 4295885 # number of demand (read+write) accesses
+system.cpu1.dcache.demand_avg_miss_latency 19006.847219 # average overall miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency 17006.826968 # average overall mshr miss latency
+system.cpu1.dcache.demand_hits 4073678 # number of demand (read+write) hits
+system.cpu1.dcache.demand_miss_latency 4223454500 # number of demand (read+write) miss cycles
+system.cpu1.dcache.demand_miss_rate 0.051726 # miss rate for demand accesses
+system.cpu1.dcache.demand_misses 222207 # number of demand (read+write) misses
system.cpu1.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu1.dcache.demand_mshr_miss_latency 2459755000 # number of demand (read+write) MSHR miss cycles
-system.cpu1.dcache.demand_mshr_miss_rate 0.050758 # mshr miss rate for demand accesses
-system.cpu1.dcache.demand_mshr_misses 215751 # number of demand (read+write) MSHR misses
+system.cpu1.dcache.demand_mshr_miss_latency 3779036000 # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_rate 0.051726 # mshr miss rate for demand accesses
+system.cpu1.dcache.demand_mshr_misses 222207 # number of demand (read+write) MSHR misses
system.cpu1.dcache.fast_writes 0 # number of fast writes performed
system.cpu1.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu1.dcache.overall_accesses 4250588 # number of overall (read+write) accesses
-system.cpu1.dcache.overall_avg_miss_latency 12400.929776 # average overall miss latency
-system.cpu1.dcache.overall_avg_mshr_miss_latency 11400.897331 # average overall mshr miss latency
+system.cpu1.dcache.overall_accesses 4295885 # number of overall (read+write) accesses
+system.cpu1.dcache.overall_avg_miss_latency 19006.847219 # average overall miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency 17006.826968 # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
-system.cpu1.dcache.overall_hits 4034837 # number of overall hits
-system.cpu1.dcache.overall_miss_latency 2675513000 # number of overall miss cycles
-system.cpu1.dcache.overall_miss_rate 0.050758 # miss rate for overall accesses
-system.cpu1.dcache.overall_misses 215751 # number of overall misses
+system.cpu1.dcache.overall_hits 4073678 # number of overall hits
+system.cpu1.dcache.overall_miss_latency 4223454500 # number of overall miss cycles
+system.cpu1.dcache.overall_miss_rate 0.051726 # miss rate for overall accesses
+system.cpu1.dcache.overall_misses 222207 # number of overall misses
system.cpu1.dcache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu1.dcache.overall_mshr_miss_latency 2459755000 # number of overall MSHR miss cycles
-system.cpu1.dcache.overall_mshr_miss_rate 0.050758 # mshr miss rate for overall accesses
-system.cpu1.dcache.overall_mshr_misses 215751 # number of overall MSHR misses
-system.cpu1.dcache.overall_mshr_uncacheable_latency 438103500 # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_miss_latency 3779036000 # number of overall MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_rate 0.051726 # mshr miss rate for overall accesses
+system.cpu1.dcache.overall_mshr_misses 222207 # number of overall MSHR misses
+system.cpu1.dcache.overall_mshr_uncacheable_latency 419282500 # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu1.dcache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu1.dcache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
@@ -365,69 +365,69 @@ system.cpu1.dcache.prefetcher.num_hwpf_issued 0
system.cpu1.dcache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu1.dcache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu1.dcache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
-system.cpu1.dcache.replacements 176474 # number of replacements
-system.cpu1.dcache.sampled_refs 176909 # Sample count of references to valid blocks.
+system.cpu1.dcache.replacements 184039 # number of replacements
+system.cpu1.dcache.sampled_refs 184551 # Sample count of references to valid blocks.
system.cpu1.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu1.dcache.tagsinuse 471.274557 # Cycle average of tags in use
-system.cpu1.dcache.total_refs 4171159 # Total number of references to valid blocks.
-system.cpu1.dcache.warmup_cycle 1917859097000 # Cycle when the warmup percentage was hit.
-system.cpu1.dcache.writebacks 93260 # number of writebacks
-system.cpu1.dtb.accesses 296718 # DTB accesses
-system.cpu1.dtb.acv 62 # DTB access violations
-system.cpu1.dtb.hits 4358656 # DTB hits
-system.cpu1.dtb.misses 2867 # DTB misses
-system.cpu1.dtb.read_accesses 201817 # DTB read accesses
-system.cpu1.dtb.read_acv 26 # DTB read access violations
-system.cpu1.dtb.read_hits 2507309 # DTB read hits
-system.cpu1.dtb.read_misses 2546 # DTB read misses
-system.cpu1.dtb.write_accesses 94901 # DTB write accesses
-system.cpu1.dtb.write_acv 36 # DTB write access violations
-system.cpu1.dtb.write_hits 1851347 # DTB write hits
-system.cpu1.dtb.write_misses 321 # DTB write misses
-system.cpu1.icache.ReadReq_accesses 13758345 # number of ReadReq accesses(hits+misses)
-system.cpu1.icache.ReadReq_avg_miss_latency 12026.498126 # average ReadReq miss latency
-system.cpu1.icache.ReadReq_avg_mshr_miss_latency 11026.342473 # average ReadReq mshr miss latency
-system.cpu1.icache.ReadReq_hits 13421057 # number of ReadReq hits
-system.cpu1.icache.ReadReq_miss_latency 4056393500 # number of ReadReq miss cycles
-system.cpu1.icache.ReadReq_miss_rate 0.024515 # miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_misses 337288 # number of ReadReq misses
-system.cpu1.icache.ReadReq_mshr_miss_latency 3719053000 # number of ReadReq MSHR miss cycles
-system.cpu1.icache.ReadReq_mshr_miss_rate 0.024515 # mshr miss rate for ReadReq accesses
-system.cpu1.icache.ReadReq_mshr_misses 337288 # number of ReadReq MSHR misses
+system.cpu1.dcache.tagsinuse 467.870479 # Cycle average of tags in use
+system.cpu1.dcache.total_refs 4215884 # Total number of references to valid blocks.
+system.cpu1.dcache.warmup_cycle 1952085320000 # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.writebacks 99034 # number of writebacks
+system.cpu1.dtb.accesses 352410 # DTB accesses
+system.cpu1.dtb.acv 89 # DTB access violations
+system.cpu1.dtb.hits 4401543 # DTB hits
+system.cpu1.dtb.misses 3585 # DTB misses
+system.cpu1.dtb.read_accesses 239862 # DTB read accesses
+system.cpu1.dtb.read_acv 36 # DTB read access violations
+system.cpu1.dtb.read_hits 2515664 # DTB read hits
+system.cpu1.dtb.read_misses 3123 # DTB read misses
+system.cpu1.dtb.write_accesses 112548 # DTB write accesses
+system.cpu1.dtb.write_acv 53 # DTB write access violations
+system.cpu1.dtb.write_hits 1885879 # DTB write hits
+system.cpu1.dtb.write_misses 462 # DTB write misses
+system.cpu1.icache.ReadReq_accesses 13823423 # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_avg_miss_latency 13058.245594 # average ReadReq miss latency
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency 11058.114859 # average ReadReq mshr miss latency
+system.cpu1.icache.ReadReq_hits 13494514 # number of ReadReq hits
+system.cpu1.icache.ReadReq_miss_latency 4294974500 # number of ReadReq miss cycles
+system.cpu1.icache.ReadReq_miss_rate 0.023794 # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_misses 328909 # number of ReadReq misses
+system.cpu1.icache.ReadReq_mshr_miss_latency 3637113500 # number of ReadReq MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_rate 0.023794 # mshr miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_mshr_misses 328909 # number of ReadReq MSHR misses
system.cpu1.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
-system.cpu1.icache.avg_refs 39.794511 # Average number of references to valid blocks.
+system.cpu1.icache.avg_refs 41.031476 # Average number of references to valid blocks.
system.cpu1.icache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu1.icache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu1.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu1.icache.cache_copies 0 # number of cache copies performed
-system.cpu1.icache.demand_accesses 13758345 # number of demand (read+write) accesses
-system.cpu1.icache.demand_avg_miss_latency 12026.498126 # average overall miss latency
-system.cpu1.icache.demand_avg_mshr_miss_latency 11026.342473 # average overall mshr miss latency
-system.cpu1.icache.demand_hits 13421057 # number of demand (read+write) hits
-system.cpu1.icache.demand_miss_latency 4056393500 # number of demand (read+write) miss cycles
-system.cpu1.icache.demand_miss_rate 0.024515 # miss rate for demand accesses
-system.cpu1.icache.demand_misses 337288 # number of demand (read+write) misses
+system.cpu1.icache.demand_accesses 13823423 # number of demand (read+write) accesses
+system.cpu1.icache.demand_avg_miss_latency 13058.245594 # average overall miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency 11058.114859 # average overall mshr miss latency
+system.cpu1.icache.demand_hits 13494514 # number of demand (read+write) hits
+system.cpu1.icache.demand_miss_latency 4294974500 # number of demand (read+write) miss cycles
+system.cpu1.icache.demand_miss_rate 0.023794 # miss rate for demand accesses
+system.cpu1.icache.demand_misses 328909 # number of demand (read+write) misses
system.cpu1.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu1.icache.demand_mshr_miss_latency 3719053000 # number of demand (read+write) MSHR miss cycles
-system.cpu1.icache.demand_mshr_miss_rate 0.024515 # mshr miss rate for demand accesses
-system.cpu1.icache.demand_mshr_misses 337288 # number of demand (read+write) MSHR misses
+system.cpu1.icache.demand_mshr_miss_latency 3637113500 # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_rate 0.023794 # mshr miss rate for demand accesses
+system.cpu1.icache.demand_mshr_misses 328909 # number of demand (read+write) MSHR misses
system.cpu1.icache.fast_writes 0 # number of fast writes performed
system.cpu1.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu1.icache.overall_accesses 13758345 # number of overall (read+write) accesses
-system.cpu1.icache.overall_avg_miss_latency 12026.498126 # average overall miss latency
-system.cpu1.icache.overall_avg_mshr_miss_latency 11026.342473 # average overall mshr miss latency
+system.cpu1.icache.overall_accesses 13823423 # number of overall (read+write) accesses
+system.cpu1.icache.overall_avg_miss_latency 13058.245594 # average overall miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency 11058.114859 # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
-system.cpu1.icache.overall_hits 13421057 # number of overall hits
-system.cpu1.icache.overall_miss_latency 4056393500 # number of overall miss cycles
-system.cpu1.icache.overall_miss_rate 0.024515 # miss rate for overall accesses
-system.cpu1.icache.overall_misses 337288 # number of overall misses
+system.cpu1.icache.overall_hits 13494514 # number of overall hits
+system.cpu1.icache.overall_miss_latency 4294974500 # number of overall miss cycles
+system.cpu1.icache.overall_miss_rate 0.023794 # miss rate for overall accesses
+system.cpu1.icache.overall_misses 328909 # number of overall misses
system.cpu1.icache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu1.icache.overall_mshr_miss_latency 3719053000 # number of overall MSHR miss cycles
-system.cpu1.icache.overall_mshr_miss_rate 0.024515 # mshr miss rate for overall accesses
-system.cpu1.icache.overall_mshr_misses 337288 # number of overall MSHR misses
+system.cpu1.icache.overall_mshr_miss_latency 3637113500 # number of overall MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_rate 0.023794 # mshr miss rate for overall accesses
+system.cpu1.icache.overall_mshr_misses 328909 # number of overall MSHR misses
system.cpu1.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu1.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu1.icache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
@@ -439,98 +439,98 @@ system.cpu1.icache.prefetcher.num_hwpf_issued 0
system.cpu1.icache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu1.icache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu1.icache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
-system.cpu1.icache.replacements 336747 # number of replacements
-system.cpu1.icache.sampled_refs 337259 # Sample count of references to valid blocks.
+system.cpu1.icache.replacements 328370 # number of replacements
+system.cpu1.icache.sampled_refs 328882 # Sample count of references to valid blocks.
system.cpu1.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu1.icache.tagsinuse 445.859240 # Cycle average of tags in use
-system.cpu1.icache.total_refs 13421057 # Total number of references to valid blocks.
-system.cpu1.icache.warmup_cycle 1946103109000 # Cycle when the warmup percentage was hit.
+system.cpu1.icache.tagsinuse 445.144140 # Cycle average of tags in use
+system.cpu1.icache.total_refs 13494514 # Total number of references to valid blocks.
+system.cpu1.icache.warmup_cycle 1965066529000 # Cycle when the warmup percentage was hit.
system.cpu1.icache.writebacks 0 # number of writebacks
-system.cpu1.idle_fraction 0.987201 # Percentage of idle cycles
-system.cpu1.itb.accesses 1878768 # ITB accesses
-system.cpu1.itb.acv 23 # ITB acv
-system.cpu1.itb.hits 1877648 # ITB hits
-system.cpu1.itb.misses 1120 # ITB misses
-system.cpu1.kern.callpal 75334 # number of callpals executed
+system.cpu1.idle_fraction 0.986280 # Percentage of idle cycles
+system.cpu1.itb.accesses 2047720 # ITB accesses
+system.cpu1.itb.acv 41 # ITB acv
+system.cpu1.itb.hits 2046322 # ITB hits
+system.cpu1.itb.misses 1398 # ITB misses
+system.cpu1.kern.callpal 73914 # number of callpals executed
system.cpu1.kern.callpal_cserve 1 0.00% 0.00% # number of callpals executed
-system.cpu1.kern.callpal_wripir 442 0.59% 0.59% # number of callpals executed
-system.cpu1.kern.callpal_wrmces 1 0.00% 0.59% # number of callpals executed
-system.cpu1.kern.callpal_wrfen 1 0.00% 0.59% # number of callpals executed
-system.cpu1.kern.callpal_swpctx 2091 2.78% 3.37% # number of callpals executed
-system.cpu1.kern.callpal_tbi 7 0.01% 3.38% # number of callpals executed
-system.cpu1.kern.callpal_wrent 7 0.01% 3.38% # number of callpals executed
-system.cpu1.kern.callpal_swpipl 66409 88.15% 91.54% # number of callpals executed
-system.cpu1.kern.callpal_rdps 2344 3.11% 94.65% # number of callpals executed
-system.cpu1.kern.callpal_wrkgp 1 0.00% 94.65% # number of callpals executed
-system.cpu1.kern.callpal_wrusp 3 0.00% 94.65% # number of callpals executed
-system.cpu1.kern.callpal_rdusp 1 0.00% 94.66% # number of callpals executed
-system.cpu1.kern.callpal_whami 3 0.00% 94.66% # number of callpals executed
-system.cpu1.kern.callpal_rti 3844 5.10% 99.76% # number of callpals executed
-system.cpu1.kern.callpal_callsys 147 0.20% 99.96% # number of callpals executed
-system.cpu1.kern.callpal_imb 31 0.04% 100.00% # number of callpals executed
+system.cpu1.kern.callpal_wripir 427 0.58% 0.58% # number of callpals executed
+system.cpu1.kern.callpal_wrmces 1 0.00% 0.58% # number of callpals executed
+system.cpu1.kern.callpal_wrfen 1 0.00% 0.58% # number of callpals executed
+system.cpu1.kern.callpal_swpctx 2101 2.84% 3.42% # number of callpals executed
+system.cpu1.kern.callpal_tbi 10 0.01% 3.44% # number of callpals executed
+system.cpu1.kern.callpal_wrent 7 0.01% 3.45% # number of callpals executed
+system.cpu1.kern.callpal_swpipl 65013 87.96% 91.40% # number of callpals executed
+system.cpu1.kern.callpal_rdps 2189 2.96% 94.37% # number of callpals executed
+system.cpu1.kern.callpal_wrkgp 1 0.00% 94.37% # number of callpals executed
+system.cpu1.kern.callpal_wrusp 4 0.01% 94.37% # number of callpals executed
+system.cpu1.kern.callpal_rdusp 2 0.00% 94.38% # number of callpals executed
+system.cpu1.kern.callpal_whami 3 0.00% 94.38% # number of callpals executed
+system.cpu1.kern.callpal_rti 3944 5.34% 99.72% # number of callpals executed
+system.cpu1.kern.callpal_callsys 176 0.24% 99.95% # number of callpals executed
+system.cpu1.kern.callpal_imb 33 0.04% 100.00% # number of callpals executed
system.cpu1.kern.callpal_rdunique 1 0.00% 100.00% # number of callpals executed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
-system.cpu1.kern.inst.hwrei 81908 # number of hwrei instructions executed
-system.cpu1.kern.inst.quiesce 2770 # number of quiesce instructions executed
-system.cpu1.kern.ipl_count 72754 # number of times we switched to this ipl
-system.cpu1.kern.ipl_count_0 28089 38.61% 38.61% # number of times we switched to this ipl
-system.cpu1.kern.ipl_count_22 1964 2.70% 41.31% # number of times we switched to this ipl
-system.cpu1.kern.ipl_count_30 536 0.74% 42.04% # number of times we switched to this ipl
-system.cpu1.kern.ipl_count_31 42165 57.96% 100.00% # number of times we switched to this ipl
-system.cpu1.kern.ipl_good 56376 # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_good_0 27206 48.26% 48.26% # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_good_22 1964 3.48% 51.74% # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_good_30 536 0.95% 52.69% # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_good_31 26670 47.31% 100.00% # number of times we switched to this ipl from a different ipl
-system.cpu1.kern.ipl_ticks 1951174446000 # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_ticks_0 1904796411500 97.62% 97.62% # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_ticks_22 499877500 0.03% 97.65% # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_ticks_30 327859000 0.02% 97.67% # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_ticks_31 45550298000 2.33% 100.00% # number of cycles we spent at this ipl
-system.cpu1.kern.ipl_used_0 0.968564 # fraction of swpipl calls that actually changed the ipl
+system.cpu1.kern.inst.hwrei 81510 # number of hwrei instructions executed
+system.cpu1.kern.inst.quiesce 2786 # number of quiesce instructions executed
+system.cpu1.kern.ipl_count 71439 # number of times we switched to this ipl
+system.cpu1.kern.ipl_count_0 27567 38.59% 38.59% # number of times we switched to this ipl
+system.cpu1.kern.ipl_count_22 1968 2.75% 41.34% # number of times we switched to this ipl
+system.cpu1.kern.ipl_count_30 513 0.72% 42.06% # number of times we switched to this ipl
+system.cpu1.kern.ipl_count_31 41391 57.94% 100.00% # number of times we switched to this ipl
+system.cpu1.kern.ipl_good 55400 # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_good_0 26716 48.22% 48.22% # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_good_22 1968 3.55% 51.78% # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_good_30 513 0.93% 52.70% # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_good_31 26203 47.30% 100.00% # number of times we switched to this ipl from a different ipl
+system.cpu1.kern.ipl_ticks 1968712763000 # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_ticks_0 1909929590000 97.01% 97.01% # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_ticks_22 504028500 0.03% 97.04% # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_ticks_30 338306500 0.02% 97.06% # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_ticks_31 57940838000 2.94% 100.00% # number of cycles we spent at this ipl
+system.cpu1.kern.ipl_used_0 0.969130 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used_22 1 # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used_30 1 # fraction of swpipl calls that actually changed the ipl
-system.cpu1.kern.ipl_used_31 0.632515 # fraction of swpipl calls that actually changed the ipl
-system.cpu1.kern.mode_good_kernel 924
-system.cpu1.kern.mode_good_user 463
-system.cpu1.kern.mode_good_idle 461
-system.cpu1.kern.mode_switch_kernel 2120 # number of protection mode switches
-system.cpu1.kern.mode_switch_user 463 # number of protection mode switches
-system.cpu1.kern.mode_switch_idle 2943 # number of protection mode switches
-system.cpu1.kern.mode_switch_good 1.592492 # fraction of useful protection mode switches
-system.cpu1.kern.mode_switch_good_kernel 0.435849 # fraction of useful protection mode switches
+system.cpu1.kern.ipl_used_31 0.633060 # fraction of swpipl calls that actually changed the ipl
+system.cpu1.kern.mode_good_kernel 1049
+system.cpu1.kern.mode_good_user 612
+system.cpu1.kern.mode_good_idle 437
+system.cpu1.kern.mode_switch_kernel 2309 # number of protection mode switches
+system.cpu1.kern.mode_switch_user 612 # number of protection mode switches
+system.cpu1.kern.mode_switch_idle 2896 # number of protection mode switches
+system.cpu1.kern.mode_switch_good 1.605207 # fraction of useful protection mode switches
+system.cpu1.kern.mode_switch_good_kernel 0.454309 # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good_user 1 # fraction of useful protection mode switches
-system.cpu1.kern.mode_switch_good_idle 0.156643 # fraction of useful protection mode switches
-system.cpu1.kern.mode_ticks_kernel 18594859000 0.95% 0.95% # number of ticks spent at the given mode
-system.cpu1.kern.mode_ticks_user 1499702000 0.08% 1.03% # number of ticks spent at the given mode
-system.cpu1.kern.mode_ticks_idle 1930131145000 98.97% 100.00% # number of ticks spent at the given mode
-system.cpu1.kern.swap_context 2092 # number of times the context was actually changed
-system.cpu1.kern.syscall 98 # number of syscalls executed
-system.cpu1.kern.syscall_2 1 1.02% 1.02% # number of syscalls executed
-system.cpu1.kern.syscall_3 11 11.22% 12.24% # number of syscalls executed
-system.cpu1.kern.syscall_4 1 1.02% 13.27% # number of syscalls executed
-system.cpu1.kern.syscall_6 11 11.22% 24.49% # number of syscalls executed
-system.cpu1.kern.syscall_17 5 5.10% 29.59% # number of syscalls executed
-system.cpu1.kern.syscall_19 4 4.08% 33.67% # number of syscalls executed
-system.cpu1.kern.syscall_20 2 2.04% 35.71% # number of syscalls executed
-system.cpu1.kern.syscall_23 2 2.04% 37.76% # number of syscalls executed
-system.cpu1.kern.syscall_24 2 2.04% 39.80% # number of syscalls executed
-system.cpu1.kern.syscall_33 3 3.06% 42.86% # number of syscalls executed
-system.cpu1.kern.syscall_45 15 15.31% 58.16% # number of syscalls executed
-system.cpu1.kern.syscall_47 2 2.04% 60.20% # number of syscalls executed
-system.cpu1.kern.syscall_48 2 2.04% 62.24% # number of syscalls executed
-system.cpu1.kern.syscall_54 1 1.02% 63.27% # number of syscalls executed
-system.cpu1.kern.syscall_59 1 1.02% 64.29% # number of syscalls executed
-system.cpu1.kern.syscall_71 22 22.45% 86.73% # number of syscalls executed
-system.cpu1.kern.syscall_74 7 7.14% 93.88% # number of syscalls executed
-system.cpu1.kern.syscall_90 1 1.02% 94.90% # number of syscalls executed
-system.cpu1.kern.syscall_92 2 2.04% 96.94% # number of syscalls executed
-system.cpu1.kern.syscall_132 2 2.04% 98.98% # number of syscalls executed
-system.cpu1.kern.syscall_144 1 1.02% 100.00% # number of syscalls executed
-system.cpu1.not_idle_fraction 0.012799 # Percentage of non-idle cycles
-system.cpu1.numCycles 1951174476000 # number of cpu cycles simulated
-system.cpu1.num_insts 13758345 # Number of instructions executed
-system.cpu1.num_refs 4385954 # Number of memory references
+system.cpu1.kern.mode_switch_good_idle 0.150898 # fraction of useful protection mode switches
+system.cpu1.kern.mode_ticks_kernel 20134441000 1.02% 1.02% # number of ticks spent at the given mode
+system.cpu1.kern.mode_ticks_user 1860335000 0.09% 1.12% # number of ticks spent at the given mode
+system.cpu1.kern.mode_ticks_idle 1946717985000 98.88% 100.00% # number of ticks spent at the given mode
+system.cpu1.kern.swap_context 2102 # number of times the context was actually changed
+system.cpu1.kern.syscall 114 # number of syscalls executed
+system.cpu1.kern.syscall_2 2 1.75% 1.75% # number of syscalls executed
+system.cpu1.kern.syscall_3 12 10.53% 12.28% # number of syscalls executed
+system.cpu1.kern.syscall_4 1 0.88% 13.16% # number of syscalls executed
+system.cpu1.kern.syscall_6 13 11.40% 24.56% # number of syscalls executed
+system.cpu1.kern.syscall_17 6 5.26% 29.82% # number of syscalls executed
+system.cpu1.kern.syscall_19 4 3.51% 33.33% # number of syscalls executed
+system.cpu1.kern.syscall_20 2 1.75% 35.09% # number of syscalls executed
+system.cpu1.kern.syscall_23 2 1.75% 36.84% # number of syscalls executed
+system.cpu1.kern.syscall_24 2 1.75% 38.60% # number of syscalls executed
+system.cpu1.kern.syscall_33 4 3.51% 42.11% # number of syscalls executed
+system.cpu1.kern.syscall_45 18 15.79% 57.89% # number of syscalls executed
+system.cpu1.kern.syscall_47 2 1.75% 59.65% # number of syscalls executed
+system.cpu1.kern.syscall_48 3 2.63% 62.28% # number of syscalls executed
+system.cpu1.kern.syscall_54 1 0.88% 63.16% # number of syscalls executed
+system.cpu1.kern.syscall_59 2 1.75% 64.91% # number of syscalls executed
+system.cpu1.kern.syscall_71 26 22.81% 87.72% # number of syscalls executed
+system.cpu1.kern.syscall_74 8 7.02% 94.74% # number of syscalls executed
+system.cpu1.kern.syscall_90 1 0.88% 95.61% # number of syscalls executed
+system.cpu1.kern.syscall_92 2 1.75% 97.37% # number of syscalls executed
+system.cpu1.kern.syscall_132 2 1.75% 99.12% # number of syscalls executed
+system.cpu1.kern.syscall_144 1 0.88% 100.00% # number of syscalls executed
+system.cpu1.not_idle_fraction 0.013720 # Percentage of non-idle cycles
+system.cpu1.numCycles 1968713509000 # number of cpu cycles simulated
+system.cpu1.num_insts 13823422 # Number of instructions executed
+system.cpu1.num_refs 4429865 # Number of memory references
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
@@ -543,79 +543,149 @@ system.disk2.dma_read_txs 0 # Nu
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
-system.l2c.ReadExReq_accesses 297979 # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_avg_miss_latency 12000.808782 # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency 11000.808782 # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_miss_latency 3575989000 # number of ReadExReq miss cycles
+system.iocache.ReadReq_accesses 175 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_avg_miss_latency 111891.417143 # average ReadReq miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency 60891.417143 # average ReadReq mshr miss latency
+system.iocache.ReadReq_miss_latency 19580998 # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_rate 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_misses 175 # number of ReadReq misses
+system.iocache.ReadReq_mshr_miss_latency 10655998 # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_rate 1 # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_misses 175 # number of ReadReq MSHR misses
+system.iocache.WriteReq_accesses 41552 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteReq_avg_miss_latency 105505.867491 # average WriteReq miss latency
+system.iocache.WriteReq_avg_mshr_miss_latency 54505.867491 # average WriteReq mshr miss latency
+system.iocache.WriteReq_miss_latency 4383979806 # number of WriteReq miss cycles
+system.iocache.WriteReq_miss_rate 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_misses 41552 # number of WriteReq misses
+system.iocache.WriteReq_mshr_miss_latency 2264827806 # number of WriteReq MSHR miss cycles
+system.iocache.WriteReq_mshr_miss_rate 1 # mshr miss rate for WriteReq accesses
+system.iocache.WriteReq_mshr_misses 41552 # number of WriteReq MSHR misses
+system.iocache.avg_blocked_cycles_no_mshrs 4141.941655 # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
+system.iocache.avg_refs 0 # Average number of references to valid blocks.
+system.iocache.blocked_no_mshrs 10455 # number of cycles access was blocked
+system.iocache.blocked_no_targets 0 # number of cycles access was blocked
+system.iocache.blocked_cycles_no_mshrs 43304000 # number of cycles access was blocked
+system.iocache.blocked_cycles_no_targets 0 # number of cycles access was blocked
+system.iocache.cache_copies 0 # number of cache copies performed
+system.iocache.demand_accesses 41727 # number of demand (read+write) accesses
+system.iocache.demand_avg_miss_latency 105532.648022 # average overall miss latency
+system.iocache.demand_avg_mshr_miss_latency 54532.648022 # average overall mshr miss latency
+system.iocache.demand_hits 0 # number of demand (read+write) hits
+system.iocache.demand_miss_latency 4403560804 # number of demand (read+write) miss cycles
+system.iocache.demand_miss_rate 1 # miss rate for demand accesses
+system.iocache.demand_misses 41727 # number of demand (read+write) misses
+system.iocache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
+system.iocache.demand_mshr_miss_latency 2275483804 # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_rate 1 # mshr miss rate for demand accesses
+system.iocache.demand_mshr_misses 41727 # number of demand (read+write) MSHR misses
+system.iocache.fast_writes 0 # number of fast writes performed
+system.iocache.mshr_cap_events 0 # number of times MSHR cap was activated
+system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.iocache.overall_accesses 41727 # number of overall (read+write) accesses
+system.iocache.overall_avg_miss_latency 105532.648022 # average overall miss latency
+system.iocache.overall_avg_mshr_miss_latency 54532.648022 # average overall mshr miss latency
+system.iocache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
+system.iocache.overall_hits 0 # number of overall hits
+system.iocache.overall_miss_latency 4403560804 # number of overall miss cycles
+system.iocache.overall_miss_rate 1 # miss rate for overall accesses
+system.iocache.overall_misses 41727 # number of overall misses
+system.iocache.overall_mshr_hits 0 # number of overall MSHR hits
+system.iocache.overall_mshr_miss_latency 2275483804 # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_rate 1 # mshr miss rate for overall accesses
+system.iocache.overall_mshr_misses 41727 # number of overall MSHR misses
+system.iocache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
+system.iocache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
+system.iocache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
+system.iocache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
+system.iocache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
+system.iocache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
+system.iocache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
+system.iocache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
+system.iocache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
+system.iocache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
+system.iocache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
+system.iocache.replacements 41695 # number of replacements
+system.iocache.sampled_refs 41711 # Sample count of references to valid blocks.
+system.iocache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
+system.iocache.tagsinuse 0.562039 # Cycle average of tags in use
+system.iocache.total_refs 0 # Total number of references to valid blocks.
+system.iocache.warmup_cycle 1762254240000 # Cycle when the warmup percentage was hit.
+system.iocache.writebacks 41520 # number of writebacks
+system.l2c.ReadExReq_accesses 298681 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_avg_miss_latency 22003.204087 # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency 11003.204087 # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_miss_latency 6571939000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_misses 297979 # number of ReadExReq misses
-system.l2c.ReadExReq_mshr_miss_latency 3278010000 # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_misses 298681 # number of ReadExReq misses
+system.l2c.ReadExReq_mshr_miss_latency 3286448000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_misses 297979 # number of ReadExReq MSHR misses
-system.l2c.ReadReq_accesses 2726406 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_avg_miss_latency 12000.355770 # average ReadReq miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency 11000.235046 # average ReadReq mshr miss latency
+system.l2c.ReadExReq_mshr_misses 298681 # number of ReadExReq MSHR misses
+system.l2c.ReadReq_accesses 2725193 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_avg_miss_latency 22011.801458 # average ReadReq miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency 11011.571105 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_hits 1633004 # number of ReadReq hits
-system.l2c.ReadReq_miss_latency 13121213000 # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_rate 0.401042 # miss rate for ReadReq accesses
-system.l2c.ReadReq_misses 1093402 # number of ReadReq misses
+system.l2c.ReadReq_hits 1631218 # number of ReadReq hits
+system.l2c.ReadReq_miss_latency 24080360500 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_rate 0.401430 # miss rate for ReadReq accesses
+system.l2c.ReadReq_misses 1093975 # number of ReadReq misses
system.l2c.ReadReq_mshr_hits 12 # number of ReadReq MSHR hits
-system.l2c.ReadReq_mshr_miss_latency 12027679000 # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_rate 0.401042 # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_misses 1093402 # number of ReadReq MSHR misses
-system.l2c.ReadReq_mshr_uncacheable_latency 779744500 # number of ReadReq MSHR uncacheable cycles
-system.l2c.UpgradeReq_accesses 125211 # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_avg_miss_latency 11388.943463 # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency 11003.410244 # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_miss_latency 1426021000 # number of UpgradeReq miss cycles
+system.l2c.ReadReq_mshr_miss_latency 12046383500 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_rate 0.401430 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_misses 1093975 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_uncacheable_latency 780521500 # number of ReadReq MSHR uncacheable cycles
+system.l2c.UpgradeReq_accesses 125684 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_avg_miss_latency 20919.070844 # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency 11005.645110 # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_miss_latency 2629192500 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_misses 125211 # number of UpgradeReq misses
-system.l2c.UpgradeReq_mshr_miss_latency 1377748000 # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_misses 125684 # number of UpgradeReq misses
+system.l2c.UpgradeReq_mshr_miss_latency 1383233500 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_misses 125211 # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses 125684 # number of UpgradeReq MSHR misses
system.l2c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
-system.l2c.WriteReq_mshr_uncacheable_latency 1551434500 # number of WriteReq MSHR uncacheable cycles
-system.l2c.Writeback_accesses 416193 # number of Writeback accesses(hits+misses)
+system.l2c.WriteReq_mshr_uncacheable_latency 1544552000 # number of WriteReq MSHR uncacheable cycles
+system.l2c.Writeback_accesses 417692 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_miss_rate 1 # miss rate for Writeback accesses
-system.l2c.Writeback_misses 416193 # number of Writeback misses
+system.l2c.Writeback_misses 417692 # number of Writeback misses
system.l2c.Writeback_mshr_miss_rate 1 # mshr miss rate for Writeback accesses
-system.l2c.Writeback_mshr_misses 416193 # number of Writeback MSHR misses
+system.l2c.Writeback_mshr_misses 417692 # number of Writeback MSHR misses
system.l2c.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
-system.l2c.avg_refs 1.713697 # Average number of references to valid blocks.
+system.l2c.avg_refs 1.712431 # Average number of references to valid blocks.
system.l2c.blocked_no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_no_targets 0 # number of cycles access was blocked
system.l2c.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.l2c.cache_copies 0 # number of cache copies performed
-system.l2c.demand_accesses 3024385 # number of demand (read+write) accesses
-system.l2c.demand_avg_miss_latency 12000.452788 # average overall miss latency
-system.l2c.demand_avg_mshr_miss_latency 11000.357918 # average overall mshr miss latency
-system.l2c.demand_hits 1633004 # number of demand (read+write) hits
-system.l2c.demand_miss_latency 16697202000 # number of demand (read+write) miss cycles
-system.l2c.demand_miss_rate 0.460054 # miss rate for demand accesses
-system.l2c.demand_misses 1391381 # number of demand (read+write) misses
+system.l2c.demand_accesses 3023874 # number of demand (read+write) accesses
+system.l2c.demand_avg_miss_latency 22009.957592 # average overall miss latency
+system.l2c.demand_avg_mshr_miss_latency 11009.776643 # average overall mshr miss latency
+system.l2c.demand_hits 1631218 # number of demand (read+write) hits
+system.l2c.demand_miss_latency 30652299500 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_rate 0.460554 # miss rate for demand accesses
+system.l2c.demand_misses 1392656 # number of demand (read+write) misses
system.l2c.demand_mshr_hits 12 # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_miss_latency 15305689000 # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_rate 0.460054 # mshr miss rate for demand accesses
-system.l2c.demand_mshr_misses 1391381 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_miss_latency 15332831500 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_rate 0.460554 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_misses 1392656 # number of demand (read+write) MSHR misses
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.mshr_cap_events 0 # number of times MSHR cap was activated
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
-system.l2c.overall_accesses 3024385 # number of overall (read+write) accesses
-system.l2c.overall_avg_miss_latency 12000.452788 # average overall miss latency
-system.l2c.overall_avg_mshr_miss_latency 11000.357918 # average overall mshr miss latency
+system.l2c.overall_accesses 3023874 # number of overall (read+write) accesses
+system.l2c.overall_avg_miss_latency 22009.957592 # average overall miss latency
+system.l2c.overall_avg_mshr_miss_latency 11009.776643 # average overall mshr miss latency
system.l2c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
-system.l2c.overall_hits 1633004 # number of overall hits
-system.l2c.overall_miss_latency 16697202000 # number of overall miss cycles
-system.l2c.overall_miss_rate 0.460054 # miss rate for overall accesses
-system.l2c.overall_misses 1391381 # number of overall misses
+system.l2c.overall_hits 1631218 # number of overall hits
+system.l2c.overall_miss_latency 30652299500 # number of overall miss cycles
+system.l2c.overall_miss_rate 0.460554 # miss rate for overall accesses
+system.l2c.overall_misses 1392656 # number of overall misses
system.l2c.overall_mshr_hits 12 # number of overall MSHR hits
-system.l2c.overall_mshr_miss_latency 15305689000 # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_rate 0.460054 # mshr miss rate for overall accesses
-system.l2c.overall_mshr_misses 1391381 # number of overall MSHR misses
-system.l2c.overall_mshr_uncacheable_latency 2331179000 # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_miss_latency 15332831500 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_rate 0.460554 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_misses 1392656 # number of overall MSHR misses
+system.l2c.overall_mshr_uncacheable_latency 2325073500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.l2c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.l2c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
@@ -626,12 +696,12 @@ system.l2c.prefetcher.num_hwpf_issued 0 # nu
system.l2c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.l2c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.l2c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
-system.l2c.replacements 947502 # number of replacements
-system.l2c.sampled_refs 965785 # Sample count of references to valid blocks.
+system.l2c.replacements 947581 # number of replacements
+system.l2c.sampled_refs 965893 # Sample count of references to valid blocks.
system.l2c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.l2c.tagsinuse 16369.951624 # Cycle average of tags in use
-system.l2c.total_refs 1655063 # Total number of references to valid blocks.
-system.l2c.warmup_cycle 5421925000 # Cycle when the warmup percentage was hit.
+system.l2c.tagsinuse 16478.368484 # Cycle average of tags in use
+system.l2c.total_refs 1654025 # Total number of references to valid blocks.
+system.l2c.warmup_cycle 6949110000 # Cycle when the warmup percentage was hit.
system.l2c.writebacks 0 # number of writebacks
system.tsunami.ethernet.coalescedRxDesc <err: div-0> # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle <err: div-0> # average number of RxIdle's coalesced into each post
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stderr b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stderr
index e6ad9b469..0cdc8845e 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stderr
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stderr
@@ -1,5 +1,5 @@
-Listening for system connection on port 3457
+Listening for system connection on port 3456
+0: system.remote_gdb.listener: listening for remote gdb on port 7000
0: system.remote_gdb.listener: listening for remote gdb on port 7001
-0: system.remote_gdb.listener: listening for remote gdb on port 7002
warn: Entering event queue @ 0. Starting simulation...
-warn: 427086000: Trying to launch CPU number 1!
+warn: 470073000: Trying to launch CPU number 1!
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stdout b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stdout
index 99539f3ea..92c2ca4fd 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stdout
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stdout
@@ -5,9 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Aug 3 2007 04:02:11
-M5 started Fri Aug 3 04:25:10 2007
-M5 executing on zizzer.eecs.umich.edu
+M5 compiled Aug 12 2007 00:31:07
+M5 started Sun Aug 12 00:33:04 2007
+M5 executing on zeep
command line: build/ALPHA_FS/m5.fast -d build/ALPHA_FS/tests/fast/quick/10.linux-boot/alpha/linux/tsunami-simple-timing-dual tests/run.py quick/10.linux-boot/alpha/linux/tsunami-simple-timing-dual
Global frequency set at 1000000000000 ticks per second
-Exiting @ tick 1951367346000 because m5_exit instruction encountered
+Exiting @ tick 1968713509000 because m5_exit instruction encountered
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/config.ini b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/config.ini
index 1992f65a2..24a7dfec3 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/config.ini
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/config.ini
@@ -5,7 +5,7 @@ dummy=0
[system]
type=LinuxAlphaSystem
-children=bridge cpu disk0 disk2 intrctrl iobus l2c membus physmem sim_console simple_disk toL2Bus tsunami
+children=bridge cpu disk0 disk2 intrctrl iobus iocache l2c membus physmem sim_console simple_disk toL2Bus tsunami
boot_cpu_frequency=500
boot_osflags=root=/dev/hda1 console=ttyS0
console=/dist/m5/system/binaries/console
@@ -22,8 +22,8 @@ system_type=34
[system.bridge]
type=Bridge
delay=50000
-fix_partial_write_a=false
-fix_partial_write_b=true
+filter_ranges_a=0:18446744073709551615
+filter_ranges_b=0:8589934591
nack_delay=4000
req_size_a=16
req_size_b=16
@@ -63,10 +63,12 @@ type=BaseCache
addr_range=0:18446744073709551615
assoc=4
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=1000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=4
prefetch_access=false
prefetch_cache_check_push=true
@@ -101,10 +103,12 @@ type=BaseCache
addr_range=0:18446744073709551615
assoc=1
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=1000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=4
prefetch_access=false
prefetch_cache_check_push=true
@@ -187,17 +191,55 @@ clock=1000
responder_set=true
width=64
default=system.tsunami.pciconfig.pio
-port=system.bridge.side_a system.tsunami.cchip.pio system.tsunami.pchip.pio system.tsunami.fake_sm_chip.pio system.tsunami.fake_uart1.pio system.tsunami.fake_uart2.pio system.tsunami.fake_uart3.pio system.tsunami.fake_uart4.pio system.tsunami.fake_ppc.pio system.tsunami.fake_OROM.pio system.tsunami.fake_pnp_addr.pio system.tsunami.fake_pnp_write.pio system.tsunami.fake_pnp_read0.pio system.tsunami.fake_pnp_read1.pio system.tsunami.fake_pnp_read2.pio system.tsunami.fake_pnp_read3.pio system.tsunami.fake_pnp_read4.pio system.tsunami.fake_pnp_read5.pio system.tsunami.fake_pnp_read6.pio system.tsunami.fake_pnp_read7.pio system.tsunami.fake_ata0.pio system.tsunami.fake_ata1.pio system.tsunami.fb.pio system.tsunami.io.pio system.tsunami.uart.pio system.tsunami.console.pio system.tsunami.ide.pio system.tsunami.ethernet.pio system.tsunami.ethernet.config system.tsunami.ethernet.dma system.tsunami.ide.config system.tsunami.ide.dma
+port=system.bridge.side_a system.tsunami.cchip.pio system.tsunami.pchip.pio system.tsunami.fake_sm_chip.pio system.tsunami.fake_uart1.pio system.tsunami.fake_uart2.pio system.tsunami.fake_uart3.pio system.tsunami.fake_uart4.pio system.tsunami.fake_ppc.pio system.tsunami.fake_OROM.pio system.tsunami.fake_pnp_addr.pio system.tsunami.fake_pnp_write.pio system.tsunami.fake_pnp_read0.pio system.tsunami.fake_pnp_read1.pio system.tsunami.fake_pnp_read2.pio system.tsunami.fake_pnp_read3.pio system.tsunami.fake_pnp_read4.pio system.tsunami.fake_pnp_read5.pio system.tsunami.fake_pnp_read6.pio system.tsunami.fake_pnp_read7.pio system.tsunami.fake_ata0.pio system.tsunami.fake_ata1.pio system.tsunami.fb.pio system.tsunami.io.pio system.tsunami.uart.pio system.tsunami.console.pio system.tsunami.ide.pio system.tsunami.ethernet.pio system.iocache.cpu_side system.tsunami.ethernet.config system.tsunami.ethernet.dma system.tsunami.ide.config system.tsunami.ide.dma
+
+[system.iocache]
+type=BaseCache
+addr_range=0:18446744073709551615
+assoc=8
+block_size=64
+cpu_side_filter_ranges=549755813888:18446744073709551615
+hash_delay=1
+latency=50000
+lifo=false
+max_miss_count=0
+mem_side_filter_ranges=0:18446744073709551615
+mshrs=20
+prefetch_access=false
+prefetch_cache_check_push=true
+prefetch_data_accesses_only=false
+prefetch_degree=1
+prefetch_latency=500000
+prefetch_miss=false
+prefetch_past_page=false
+prefetch_policy=none
+prefetch_serial_squash=false
+prefetch_use_cpu_id=true
+prefetcher_size=100
+prioritizeRequests=false
+repl=Null
+size=1024
+split=false
+split_size=0
+subblock_size=0
+tgts_per_mshr=12
+trace_addr=0
+two_queue=false
+write_buffers=8
+cpu_side=system.iobus.port[28]
+mem_side=system.membus.port[2]
[system.l2c]
type=BaseCache
addr_range=0:18446744073709551615
assoc=8
block_size=64
+cpu_side_filter_ranges=
hash_delay=1
latency=10000
lifo=false
max_miss_count=0
+mem_side_filter_ranges=
mshrs=92
prefetch_access=false
prefetch_cache_check_push=true
@@ -221,7 +263,7 @@ trace_addr=0
two_queue=false
write_buffers=8
cpu_side=system.toL2Bus.port[0]
-mem_side=system.membus.port[2]
+mem_side=system.membus.port[3]
[system.membus]
type=Bus
@@ -232,7 +274,7 @@ clock=1000
responder_set=false
width=64
default=system.membus.responder.pio
-port=system.bridge.side_b system.physmem.port[0] system.l2c.mem_side
+port=system.bridge.side_b system.physmem.port[0] system.iocache.mem_side system.l2c.mem_side
[system.membus.responder]
type=IsaFake
@@ -366,8 +408,8 @@ system=system
tx_delay=1000000
tx_fifo_size=524288
tx_thread=false
-config=system.iobus.port[28]
-dma=system.iobus.port[29]
+config=system.iobus.port[29]
+dma=system.iobus.port[30]
pio=system.iobus.port[27]
[system.tsunami.ethernet.configdata]
@@ -732,8 +774,8 @@ pci_func=0
pio_latency=1000
platform=system.tsunami
system=system
-config=system.iobus.port[30]
-dma=system.iobus.port[31]
+config=system.iobus.port[31]
+dma=system.iobus.port[32]
pio=system.iobus.port[26]
[system.tsunami.ide.configdata]
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/console.system.sim_console b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/console.system.sim_console
index 5461cc4ab..7930e9e46 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/console.system.sim_console
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/console.system.sim_console
@@ -72,7 +72,7 @@ M5 console: m5AlphaAccess @ 0xFFFFFD0200000000
hdb: M5 IDE Disk, ATA DISK drive
ide0 at 0x8410-0x8417,0x8422 on irq 31
hda: max request size: 128KiB
- hda: 511056 sectors (261 MB), CHS=507/16/63, UDMA(33)
+ hda: 101808 sectors (52 MB), CHS=101/16/63, UDMA(33)
hda: cache flushes not supported
hda: hda1
hdb: max request size: 128KiB
@@ -99,6 +99,7 @@ M5 console: m5AlphaAccess @ 0xFFFFFD0200000000
All bugs added by David S. Miller <davem@redhat.com>
VFS: Mounted root (ext2 filesystem) readonly.
Freeing unused kernel memory: 224k freed
- init started: BusyBox v1.1.0 (2006.08.17-02:54+0000) multi-call binary
-mounting filesystems...
-loading script...
+ init started: BusyBox v1.1.0 (2007.03.04-01:07+0000) multi-call binary
+mounting filesystems...
+EXT2-fs warning: checktime reached, running e2fsck is recommended
+ loading script...
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/m5stats.txt b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/m5stats.txt
index 958246a30..677926722 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/m5stats.txt
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/m5stats.txt
@@ -1,92 +1,92 @@
---------- Begin Simulation Statistics ----------
-host_inst_rate 631972 # Simulator instruction rate (inst/s)
-host_mem_usage 219140 # Number of bytes of host memory used
-host_seconds 95.00 # Real time elapsed on the host
-host_tick_rate 20109299069 # Simulator tick rate (ticks/s)
+host_inst_rate 1148695 # Simulator instruction rate (inst/s)
+host_mem_usage 285372 # Number of bytes of host memory used
+host_seconds 52.29 # Real time elapsed on the host
+host_tick_rate 36880663274 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
-sim_insts 60034774 # Number of instructions simulated
-sim_seconds 1.910310 # Number of seconds simulated
-sim_ticks 1910309711000 # Number of ticks simulated
-system.cpu.dcache.LoadLockedReq_accesses 200211 # number of LoadLockedReq accesses(hits+misses)
-system.cpu.dcache.LoadLockedReq_avg_miss_latency 13960.656682 # average LoadLockedReq miss latency
-system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency 12960.656682 # average LoadLockedReq mshr miss latency
-system.cpu.dcache.LoadLockedReq_hits 182851 # number of LoadLockedReq hits
-system.cpu.dcache.LoadLockedReq_miss_latency 242357000 # number of LoadLockedReq miss cycles
-system.cpu.dcache.LoadLockedReq_miss_rate 0.086709 # miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_misses 17360 # number of LoadLockedReq misses
-system.cpu.dcache.LoadLockedReq_mshr_miss_latency 224997000 # number of LoadLockedReq MSHR miss cycles
-system.cpu.dcache.LoadLockedReq_mshr_miss_rate 0.086709 # mshr miss rate for LoadLockedReq accesses
-system.cpu.dcache.LoadLockedReq_mshr_misses 17360 # number of LoadLockedReq MSHR misses
-system.cpu.dcache.ReadReq_accesses 9525872 # number of ReadReq accesses(hits+misses)
-system.cpu.dcache.ReadReq_avg_miss_latency 13240.454388 # average ReadReq miss latency
-system.cpu.dcache.ReadReq_avg_mshr_miss_latency 12240.427719 # average ReadReq mshr miss latency
+sim_insts 60069471 # Number of instructions simulated
+sim_seconds 1.928634 # Number of seconds simulated
+sim_ticks 1928634086000 # Number of ticks simulated
+system.cpu.dcache.LoadLockedReq_accesses 200253 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_avg_miss_latency 24764.285714 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency 22764.285714 # average LoadLockedReq mshr miss latency
+system.cpu.dcache.LoadLockedReq_hits 183033 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_miss_latency 426441000 # number of LoadLockedReq miss cycles
+system.cpu.dcache.LoadLockedReq_miss_rate 0.085991 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_misses 17220 # number of LoadLockedReq misses
+system.cpu.dcache.LoadLockedReq_mshr_miss_latency 392001000 # number of LoadLockedReq MSHR miss cycles
+system.cpu.dcache.LoadLockedReq_mshr_miss_rate 0.085991 # mshr miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_mshr_misses 17220 # number of LoadLockedReq MSHR misses
+system.cpu.dcache.ReadReq_accesses 9530639 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_avg_miss_latency 20452.825113 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency 18452.799311 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
-system.cpu.dcache.ReadReq_hits 7801048 # number of ReadReq hits
-system.cpu.dcache.ReadReq_miss_latency 22837453500 # number of ReadReq miss cycles
-system.cpu.dcache.ReadReq_miss_rate 0.181067 # miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_misses 1724824 # number of ReadReq misses
-system.cpu.dcache.ReadReq_mshr_miss_latency 21112583500 # number of ReadReq MSHR miss cycles
-system.cpu.dcache.ReadReq_mshr_miss_rate 0.181067 # mshr miss rate for ReadReq accesses
-system.cpu.dcache.ReadReq_mshr_misses 1724824 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_hits 7805929 # number of ReadReq hits
+system.cpu.dcache.ReadReq_miss_latency 35275192000 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_rate 0.180965 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_misses 1724710 # number of ReadReq misses
+system.cpu.dcache.ReadReq_mshr_miss_latency 31825727500 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate 0.180965 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_misses 1724710 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable_latency 830826000 # number of ReadReq MSHR uncacheable cycles
-system.cpu.dcache.StoreCondReq_accesses 199189 # number of StoreCondReq accesses(hits+misses)
-system.cpu.dcache.StoreCondReq_avg_miss_latency 14000.798456 # average StoreCondReq miss latency
-system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency 13000.798456 # average StoreCondReq mshr miss latency
-system.cpu.dcache.StoreCondReq_hits 169131 # number of StoreCondReq hits
-system.cpu.dcache.StoreCondReq_miss_latency 420836000 # number of StoreCondReq miss cycles
-system.cpu.dcache.StoreCondReq_miss_rate 0.150902 # miss rate for StoreCondReq accesses
-system.cpu.dcache.StoreCondReq_misses 30058 # number of StoreCondReq misses
-system.cpu.dcache.StoreCondReq_mshr_miss_latency 390778000 # number of StoreCondReq MSHR miss cycles
-system.cpu.dcache.StoreCondReq_mshr_miss_rate 0.150902 # mshr miss rate for StoreCondReq accesses
-system.cpu.dcache.StoreCondReq_mshr_misses 30058 # number of StoreCondReq MSHR misses
-system.cpu.dcache.WriteReq_accesses 6151132 # number of WriteReq accesses(hits+misses)
-system.cpu.dcache.WriteReq_avg_miss_latency 14000.947966 # average WriteReq miss latency
-system.cpu.dcache.WriteReq_avg_mshr_miss_latency 13000.947966 # average WriteReq mshr miss latency
+system.cpu.dcache.StoreCondReq_accesses 199230 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_avg_miss_latency 25001.705115 # average StoreCondReq miss latency
+system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency 23001.705115 # average StoreCondReq mshr miss latency
+system.cpu.dcache.StoreCondReq_hits 169320 # number of StoreCondReq hits
+system.cpu.dcache.StoreCondReq_miss_latency 747801000 # number of StoreCondReq miss cycles
+system.cpu.dcache.StoreCondReq_miss_rate 0.150128 # miss rate for StoreCondReq accesses
+system.cpu.dcache.StoreCondReq_misses 29910 # number of StoreCondReq misses
+system.cpu.dcache.StoreCondReq_mshr_miss_latency 687981000 # number of StoreCondReq MSHR miss cycles
+system.cpu.dcache.StoreCondReq_mshr_miss_rate 0.150128 # mshr miss rate for StoreCondReq accesses
+system.cpu.dcache.StoreCondReq_mshr_misses 29910 # number of StoreCondReq MSHR misses
+system.cpu.dcache.WriteReq_accesses 6154215 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_avg_miss_latency 25004.189365 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency 23004.189365 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
-system.cpu.dcache.WriteReq_hits 5750801 # number of WriteReq hits
-system.cpu.dcache.WriteReq_miss_latency 5605013500 # number of WriteReq miss cycles
-system.cpu.dcache.WriteReq_miss_rate 0.065082 # miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_misses 400331 # number of WriteReq misses
-system.cpu.dcache.WriteReq_mshr_miss_latency 5204682500 # number of WriteReq MSHR miss cycles
-system.cpu.dcache.WriteReq_mshr_miss_rate 0.065082 # mshr miss rate for WriteReq accesses
-system.cpu.dcache.WriteReq_mshr_misses 400331 # number of WriteReq MSHR misses
-system.cpu.dcache.WriteReq_mshr_uncacheable_latency 1164414500 # number of WriteReq MSHR uncacheable cycles
+system.cpu.dcache.WriteReq_hits 5753677 # number of WriteReq hits
+system.cpu.dcache.WriteReq_miss_latency 10015128000 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_rate 0.065084 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_misses 400538 # number of WriteReq misses
+system.cpu.dcache.WriteReq_mshr_miss_latency 9214052000 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_rate 0.065084 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_misses 400538 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_uncacheable_latency 1165152000 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
-system.cpu.dcache.avg_refs 6.854770 # Average number of references to valid blocks.
+system.cpu.dcache.avg_refs 6.860327 # Average number of references to valid blocks.
system.cpu.dcache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.dcache.cache_copies 0 # number of cache copies performed
-system.cpu.dcache.demand_accesses 15677004 # number of demand (read+write) accesses
-system.cpu.dcache.demand_avg_miss_latency 13383.714129 # average overall miss latency
-system.cpu.dcache.demand_avg_mshr_miss_latency 12383.692484 # average overall mshr miss latency
-system.cpu.dcache.demand_hits 13551849 # number of demand (read+write) hits
-system.cpu.dcache.demand_miss_latency 28442467000 # number of demand (read+write) miss cycles
-system.cpu.dcache.demand_miss_rate 0.135559 # miss rate for demand accesses
-system.cpu.dcache.demand_misses 2125155 # number of demand (read+write) misses
+system.cpu.dcache.demand_accesses 15684854 # number of demand (read+write) accesses
+system.cpu.dcache.demand_avg_miss_latency 21310.604692 # average overall miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency 19310.583753 # average overall mshr miss latency
+system.cpu.dcache.demand_hits 13559606 # number of demand (read+write) hits
+system.cpu.dcache.demand_miss_latency 45290320000 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_rate 0.135497 # miss rate for demand accesses
+system.cpu.dcache.demand_misses 2125248 # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu.dcache.demand_mshr_miss_latency 26317266000 # number of demand (read+write) MSHR miss cycles
-system.cpu.dcache.demand_mshr_miss_rate 0.135559 # mshr miss rate for demand accesses
-system.cpu.dcache.demand_mshr_misses 2125155 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_miss_latency 41039779500 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_rate 0.135497 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_misses 2125248 # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.dcache.overall_accesses 15677004 # number of overall (read+write) accesses
-system.cpu.dcache.overall_avg_miss_latency 13383.714129 # average overall miss latency
-system.cpu.dcache.overall_avg_mshr_miss_latency 12383.692484 # average overall mshr miss latency
+system.cpu.dcache.overall_accesses 15684854 # number of overall (read+write) accesses
+system.cpu.dcache.overall_avg_miss_latency 21310.604692 # average overall miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency 19310.583753 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
-system.cpu.dcache.overall_hits 13551849 # number of overall hits
-system.cpu.dcache.overall_miss_latency 28442467000 # number of overall miss cycles
-system.cpu.dcache.overall_miss_rate 0.135559 # miss rate for overall accesses
-system.cpu.dcache.overall_misses 2125155 # number of overall misses
+system.cpu.dcache.overall_hits 13559606 # number of overall hits
+system.cpu.dcache.overall_miss_latency 45290320000 # number of overall miss cycles
+system.cpu.dcache.overall_miss_rate 0.135497 # miss rate for overall accesses
+system.cpu.dcache.overall_misses 2125248 # number of overall misses
system.cpu.dcache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu.dcache.overall_mshr_miss_latency 26317266000 # number of overall MSHR miss cycles
-system.cpu.dcache.overall_mshr_miss_rate 0.135559 # mshr miss rate for overall accesses
-system.cpu.dcache.overall_mshr_misses 2125155 # number of overall MSHR misses
-system.cpu.dcache.overall_mshr_uncacheable_latency 1995240500 # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_miss_latency 41039779500 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_rate 0.135497 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_misses 2125248 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_uncacheable_latency 1995978000 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.cpu.dcache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
@@ -97,69 +97,69 @@ system.cpu.dcache.prefetcher.num_hwpf_issued 0
system.cpu.dcache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu.dcache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
-system.cpu.dcache.replacements 2046194 # number of replacements
-system.cpu.dcache.sampled_refs 2046706 # Sample count of references to valid blocks.
+system.cpu.dcache.replacements 2045756 # number of replacements
+system.cpu.dcache.sampled_refs 2046268 # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.dcache.tagsinuse 511.987834 # Cycle average of tags in use
-system.cpu.dcache.total_refs 14029698 # Total number of references to valid blocks.
-system.cpu.dcache.warmup_cycle 58297000 # Cycle when the warmup percentage was hit.
-system.cpu.dcache.writebacks 429991 # number of writebacks
+system.cpu.dcache.tagsinuse 511.986953 # Cycle average of tags in use
+system.cpu.dcache.total_refs 14038068 # Total number of references to valid blocks.
+system.cpu.dcache.warmup_cycle 65018000 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.writebacks 430050 # number of writebacks
system.cpu.dtb.accesses 1020787 # DTB accesses
system.cpu.dtb.acv 367 # DTB access violations
-system.cpu.dtb.hits 16056951 # DTB hits
+system.cpu.dtb.hits 16064914 # DTB hits
system.cpu.dtb.misses 11471 # DTB misses
system.cpu.dtb.read_accesses 728856 # DTB read accesses
system.cpu.dtb.read_acv 210 # DTB read access violations
-system.cpu.dtb.read_hits 9706492 # DTB read hits
+system.cpu.dtb.read_hits 9711316 # DTB read hits
system.cpu.dtb.read_misses 10329 # DTB read misses
system.cpu.dtb.write_accesses 291931 # DTB write accesses
system.cpu.dtb.write_acv 157 # DTB write access violations
-system.cpu.dtb.write_hits 6350459 # DTB write hits
+system.cpu.dtb.write_hits 6353598 # DTB write hits
system.cpu.dtb.write_misses 1142 # DTB write misses
-system.cpu.icache.ReadReq_accesses 60034775 # number of ReadReq accesses(hits+misses)
-system.cpu.icache.ReadReq_avg_miss_latency 12033.060657 # average ReadReq miss latency
-system.cpu.icache.ReadReq_avg_mshr_miss_latency 11032.326155 # average ReadReq mshr miss latency
-system.cpu.icache.ReadReq_hits 59106935 # number of ReadReq hits
-system.cpu.icache.ReadReq_miss_latency 11164755000 # number of ReadReq miss cycles
-system.cpu.icache.ReadReq_miss_rate 0.015455 # miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_misses 927840 # number of ReadReq misses
-system.cpu.icache.ReadReq_mshr_miss_latency 10236233500 # number of ReadReq MSHR miss cycles
-system.cpu.icache.ReadReq_mshr_miss_rate 0.015455 # mshr miss rate for ReadReq accesses
-system.cpu.icache.ReadReq_mshr_misses 927840 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_accesses 60069472 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_avg_miss_latency 13194.961147 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency 11194.230809 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_hits 59140451 # number of ReadReq hits
+system.cpu.icache.ReadReq_miss_latency 12258396000 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_rate 0.015466 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_misses 929021 # number of ReadReq misses
+system.cpu.icache.ReadReq_mshr_miss_latency 10399675500 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_rate 0.015466 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_misses 929021 # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
-system.cpu.icache.avg_refs 63.714789 # Average number of references to valid blocks.
+system.cpu.icache.avg_refs 63.669861 # Average number of references to valid blocks.
system.cpu.icache.blocked_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.cpu.icache.cache_copies 0 # number of cache copies performed
-system.cpu.icache.demand_accesses 60034775 # number of demand (read+write) accesses
-system.cpu.icache.demand_avg_miss_latency 12033.060657 # average overall miss latency
-system.cpu.icache.demand_avg_mshr_miss_latency 11032.326155 # average overall mshr miss latency
-system.cpu.icache.demand_hits 59106935 # number of demand (read+write) hits
-system.cpu.icache.demand_miss_latency 11164755000 # number of demand (read+write) miss cycles
-system.cpu.icache.demand_miss_rate 0.015455 # miss rate for demand accesses
-system.cpu.icache.demand_misses 927840 # number of demand (read+write) misses
+system.cpu.icache.demand_accesses 60069472 # number of demand (read+write) accesses
+system.cpu.icache.demand_avg_miss_latency 13194.961147 # average overall miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency 11194.230809 # average overall mshr miss latency
+system.cpu.icache.demand_hits 59140451 # number of demand (read+write) hits
+system.cpu.icache.demand_miss_latency 12258396000 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_rate 0.015466 # miss rate for demand accesses
+system.cpu.icache.demand_misses 929021 # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.cpu.icache.demand_mshr_miss_latency 10236233500 # number of demand (read+write) MSHR miss cycles
-system.cpu.icache.demand_mshr_miss_rate 0.015455 # mshr miss rate for demand accesses
-system.cpu.icache.demand_mshr_misses 927840 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_miss_latency 10399675500 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_rate 0.015466 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_misses 929021 # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
-system.cpu.icache.overall_accesses 60034775 # number of overall (read+write) accesses
-system.cpu.icache.overall_avg_miss_latency 12033.060657 # average overall miss latency
-system.cpu.icache.overall_avg_mshr_miss_latency 11032.326155 # average overall mshr miss latency
+system.cpu.icache.overall_accesses 60069472 # number of overall (read+write) accesses
+system.cpu.icache.overall_avg_miss_latency 13194.961147 # average overall miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency 11194.230809 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
-system.cpu.icache.overall_hits 59106935 # number of overall hits
-system.cpu.icache.overall_miss_latency 11164755000 # number of overall miss cycles
-system.cpu.icache.overall_miss_rate 0.015455 # miss rate for overall accesses
-system.cpu.icache.overall_misses 927840 # number of overall misses
+system.cpu.icache.overall_hits 59140451 # number of overall hits
+system.cpu.icache.overall_miss_latency 12258396000 # number of overall miss cycles
+system.cpu.icache.overall_miss_rate 0.015466 # miss rate for overall accesses
+system.cpu.icache.overall_misses 929021 # number of overall misses
system.cpu.icache.overall_mshr_hits 0 # number of overall MSHR hits
-system.cpu.icache.overall_mshr_miss_latency 10236233500 # number of overall MSHR miss cycles
-system.cpu.icache.overall_mshr_miss_rate 0.015455 # mshr miss rate for overall accesses
-system.cpu.icache.overall_mshr_misses 927840 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_miss_latency 10399675500 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_rate 0.015466 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_misses 929021 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
@@ -171,71 +171,71 @@ system.cpu.icache.prefetcher.num_hwpf_issued 0
system.cpu.icache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.cpu.icache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
-system.cpu.icache.replacements 927169 # number of replacements
-system.cpu.icache.sampled_refs 927680 # Sample count of references to valid blocks.
+system.cpu.icache.replacements 928350 # number of replacements
+system.cpu.icache.sampled_refs 928861 # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.cpu.icache.tagsinuse 508.749374 # Cycle average of tags in use
-system.cpu.icache.total_refs 59106935 # Total number of references to valid blocks.
-system.cpu.icache.warmup_cycle 35000367000 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tagsinuse 507.520799 # Cycle average of tags in use
+system.cpu.icache.total_refs 59140451 # Total number of references to valid blocks.
+system.cpu.icache.warmup_cycle 46942784000 # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks 0 # number of writebacks
-system.cpu.idle_fraction 0.939637 # Percentage of idle cycles
-system.cpu.itb.accesses 4978395 # ITB accesses
+system.cpu.idle_fraction 0.930621 # Percentage of idle cycles
+system.cpu.itb.accesses 4979706 # ITB accesses
system.cpu.itb.acv 184 # ITB acv
-system.cpu.itb.hits 4973389 # ITB hits
+system.cpu.itb.hits 4974700 # ITB hits
system.cpu.itb.misses 5006 # ITB misses
-system.cpu.kern.callpal 192813 # number of callpals executed
+system.cpu.kern.callpal 192925 # number of callpals executed
system.cpu.kern.callpal_cserve 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal_wrmces 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal_wrfen 1 0.00% 0.00% # number of callpals executed
system.cpu.kern.callpal_wrvptptr 1 0.00% 0.00% # number of callpals executed
-system.cpu.kern.callpal_swpctx 4176 2.17% 2.17% # number of callpals executed
-system.cpu.kern.callpal_tbi 54 0.03% 2.20% # number of callpals executed
+system.cpu.kern.callpal_swpctx 4173 2.16% 2.17% # number of callpals executed
+system.cpu.kern.callpal_tbi 54 0.03% 2.19% # number of callpals executed
system.cpu.kern.callpal_wrent 7 0.00% 2.20% # number of callpals executed
-system.cpu.kern.callpal_swpipl 175877 91.22% 93.42% # number of callpals executed
-system.cpu.kern.callpal_rdps 6828 3.54% 96.96% # number of callpals executed
+system.cpu.kern.callpal_swpipl 175980 91.22% 93.41% # number of callpals executed
+system.cpu.kern.callpal_rdps 6834 3.54% 96.96% # number of callpals executed
system.cpu.kern.callpal_wrkgp 1 0.00% 96.96% # number of callpals executed
system.cpu.kern.callpal_wrusp 7 0.00% 96.96% # number of callpals executed
-system.cpu.kern.callpal_rdusp 9 0.00% 96.97% # number of callpals executed
+system.cpu.kern.callpal_rdusp 9 0.00% 96.96% # number of callpals executed
system.cpu.kern.callpal_whami 2 0.00% 96.97% # number of callpals executed
-system.cpu.kern.callpal_rti 5152 2.67% 99.64% # number of callpals executed
+system.cpu.kern.callpal_rti 5158 2.67% 99.64% # number of callpals executed
system.cpu.kern.callpal_callsys 515 0.27% 99.91% # number of callpals executed
system.cpu.kern.callpal_imb 181 0.09% 100.00% # number of callpals executed
system.cpu.kern.inst.arm 0 # number of arm instructions executed
-system.cpu.kern.inst.hwrei 211901 # number of hwrei instructions executed
-system.cpu.kern.inst.quiesce 6181 # number of quiesce instructions executed
-system.cpu.kern.ipl_count 183088 # number of times we switched to this ipl
-system.cpu.kern.ipl_count_0 74875 40.90% 40.90% # number of times we switched to this ipl
-system.cpu.kern.ipl_count_21 131 0.07% 40.97% # number of times we switched to this ipl
-system.cpu.kern.ipl_count_22 1927 1.05% 42.02% # number of times we switched to this ipl
-system.cpu.kern.ipl_count_31 106155 57.98% 100.00% # number of times we switched to this ipl
-system.cpu.kern.ipl_good 149074 # number of times we switched to this ipl from a different ipl
-system.cpu.kern.ipl_good_0 73508 49.31% 49.31% # number of times we switched to this ipl from a different ipl
+system.cpu.kern.inst.hwrei 212019 # number of hwrei instructions executed
+system.cpu.kern.inst.quiesce 6178 # number of quiesce instructions executed
+system.cpu.kern.ipl_count 183203 # number of times we switched to this ipl
+system.cpu.kern.ipl_count_0 74905 40.89% 40.89% # number of times we switched to this ipl
+system.cpu.kern.ipl_count_21 131 0.07% 40.96% # number of times we switched to this ipl
+system.cpu.kern.ipl_count_22 1933 1.06% 42.01% # number of times we switched to this ipl
+system.cpu.kern.ipl_count_31 106234 57.99% 100.00% # number of times we switched to this ipl
+system.cpu.kern.ipl_good 149140 # number of times we switched to this ipl from a different ipl
+system.cpu.kern.ipl_good_0 73538 49.31% 49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good_21 131 0.09% 49.40% # number of times we switched to this ipl from a different ipl
-system.cpu.kern.ipl_good_22 1927 1.29% 50.69% # number of times we switched to this ipl from a different ipl
-system.cpu.kern.ipl_good_31 73508 49.31% 100.00% # number of times we switched to this ipl from a different ipl
-system.cpu.kern.ipl_ticks 1910308997000 # number of cycles we spent at this ipl
-system.cpu.kern.ipl_ticks_0 1853401678500 97.02% 97.02% # number of cycles we spent at this ipl
-system.cpu.kern.ipl_ticks_21 78202500 0.00% 97.03% # number of cycles we spent at this ipl
-system.cpu.kern.ipl_ticks_22 538133000 0.03% 97.05% # number of cycles we spent at this ipl
-system.cpu.kern.ipl_ticks_31 56290983000 2.95% 100.00% # number of cycles we spent at this ipl
-system.cpu.kern.ipl_used_0 0.981743 # fraction of swpipl calls that actually changed the ipl
+system.cpu.kern.ipl_good_22 1933 1.30% 50.69% # number of times we switched to this ipl from a different ipl
+system.cpu.kern.ipl_good_31 73538 49.31% 100.00% # number of times we switched to this ipl from a different ipl
+system.cpu.kern.ipl_ticks 1928633340000 # number of cycles we spent at this ipl
+system.cpu.kern.ipl_ticks_0 1858526897500 96.36% 96.36% # number of cycles we spent at this ipl
+system.cpu.kern.ipl_ticks_21 84112500 0.00% 96.37% # number of cycles we spent at this ipl
+system.cpu.kern.ipl_ticks_22 547765000 0.03% 96.40% # number of cycles we spent at this ipl
+system.cpu.kern.ipl_ticks_31 69474565000 3.60% 100.00% # number of cycles we spent at this ipl
+system.cpu.kern.ipl_used_0 0.981750 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used_21 1 # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used_22 1 # fraction of swpipl calls that actually changed the ipl
-system.cpu.kern.ipl_used_31 0.692459 # fraction of swpipl calls that actually changed the ipl
-system.cpu.kern.mode_good_kernel 1908
+system.cpu.kern.ipl_used_31 0.692227 # fraction of swpipl calls that actually changed the ipl
+system.cpu.kern.mode_good_kernel 1906
system.cpu.kern.mode_good_user 1738
-system.cpu.kern.mode_good_idle 170
-system.cpu.kern.mode_switch_kernel 5896 # number of protection mode switches
+system.cpu.kern.mode_good_idle 168
+system.cpu.kern.mode_switch_kernel 5905 # number of protection mode switches
system.cpu.kern.mode_switch_user 1738 # number of protection mode switches
-system.cpu.kern.mode_switch_idle 2098 # number of protection mode switches
-system.cpu.kern.mode_switch_good 1.404639 # fraction of useful protection mode switches
-system.cpu.kern.mode_switch_good_kernel 0.323609 # fraction of useful protection mode switches
+system.cpu.kern.mode_switch_idle 2092 # number of protection mode switches
+system.cpu.kern.mode_switch_good 1.403083 # fraction of useful protection mode switches
+system.cpu.kern.mode_switch_good_kernel 0.322777 # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good_user 1 # fraction of useful protection mode switches
-system.cpu.kern.mode_switch_good_idle 0.081030 # fraction of useful protection mode switches
-system.cpu.kern.mode_ticks_kernel 43115749000 2.26% 2.26% # number of ticks spent at the given mode
-system.cpu.kern.mode_ticks_user 4716926000 0.25% 2.50% # number of ticks spent at the given mode
-system.cpu.kern.mode_ticks_idle 1862476320000 97.50% 100.00% # number of ticks spent at the given mode
-system.cpu.kern.swap_context 4177 # number of times the context was actually changed
+system.cpu.kern.mode_switch_good_idle 0.080306 # fraction of useful protection mode switches
+system.cpu.kern.mode_ticks_kernel 44913865000 2.33% 2.33% # number of ticks spent at the given mode
+system.cpu.kern.mode_ticks_user 5020516000 0.26% 2.59% # number of ticks spent at the given mode
+system.cpu.kern.mode_ticks_idle 1878698957000 97.41% 100.00% # number of ticks spent at the given mode
+system.cpu.kern.swap_context 4174 # number of times the context was actually changed
system.cpu.kern.syscall 326 # number of syscalls executed
system.cpu.kern.syscall_2 8 2.45% 2.45% # number of syscalls executed
system.cpu.kern.syscall_3 30 9.20% 11.66% # number of syscalls executed
@@ -267,10 +267,10 @@ system.cpu.kern.syscall_98 2 0.61% 97.55% # nu
system.cpu.kern.syscall_132 4 1.23% 98.77% # number of syscalls executed
system.cpu.kern.syscall_144 2 0.61% 99.39% # number of syscalls executed
system.cpu.kern.syscall_147 2 0.61% 100.00% # number of syscalls executed
-system.cpu.not_idle_fraction 0.060363 # Percentage of non-idle cycles
-system.cpu.numCycles 1910309711000 # number of cpu cycles simulated
-system.cpu.num_insts 60034774 # Number of instructions executed
-system.cpu.num_refs 16305091 # Number of memory references
+system.cpu.not_idle_fraction 0.069379 # Percentage of non-idle cycles
+system.cpu.numCycles 1928634086000 # number of cpu cycles simulated
+system.cpu.num_insts 60069471 # Number of instructions executed
+system.cpu.num_refs 16313038 # Number of memory references
system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs 1 # Number of DMA read transactions (not PRD).
@@ -283,78 +283,148 @@ system.disk2.dma_read_txs 0 # Nu
system.disk2.dma_write_bytes 8192 # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages 1 # Number of full page size DMA writes.
system.disk2.dma_write_txs 1 # Number of DMA write transactions.
-system.l2c.ReadExReq_accesses 304522 # number of ReadExReq accesses(hits+misses)
-system.l2c.ReadExReq_avg_miss_latency 12000.719160 # average ReadExReq miss latency
-system.l2c.ReadExReq_avg_mshr_miss_latency 11000.719160 # average ReadExReq mshr miss latency
-system.l2c.ReadExReq_miss_latency 3654483000 # number of ReadExReq miss cycles
+system.iocache.ReadReq_accesses 173 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_avg_miss_latency 111832.358382 # average ReadReq miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency 60832.358382 # average ReadReq mshr miss latency
+system.iocache.ReadReq_miss_latency 19346998 # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_rate 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_misses 173 # number of ReadReq misses
+system.iocache.ReadReq_mshr_miss_latency 10523998 # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_rate 1 # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_misses 173 # number of ReadReq MSHR misses
+system.iocache.WriteReq_accesses 41552 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteReq_avg_miss_latency 105522.497256 # average WriteReq miss latency
+system.iocache.WriteReq_avg_mshr_miss_latency 54522.497256 # average WriteReq mshr miss latency
+system.iocache.WriteReq_miss_latency 4384670806 # number of WriteReq miss cycles
+system.iocache.WriteReq_miss_rate 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_misses 41552 # number of WriteReq misses
+system.iocache.WriteReq_mshr_miss_latency 2265518806 # number of WriteReq MSHR miss cycles
+system.iocache.WriteReq_mshr_miss_rate 1 # mshr miss rate for WriteReq accesses
+system.iocache.WriteReq_mshr_misses 41552 # number of WriteReq MSHR misses
+system.iocache.avg_blocked_cycles_no_mshrs 4138.761468 # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
+system.iocache.avg_refs 0 # Average number of references to valid blocks.
+system.iocache.blocked_no_mshrs 10464 # number of cycles access was blocked
+system.iocache.blocked_no_targets 0 # number of cycles access was blocked
+system.iocache.blocked_cycles_no_mshrs 43308000 # number of cycles access was blocked
+system.iocache.blocked_cycles_no_targets 0 # number of cycles access was blocked
+system.iocache.cache_copies 0 # number of cache copies performed
+system.iocache.demand_accesses 41725 # number of demand (read+write) accesses
+system.iocache.demand_avg_miss_latency 105548.659173 # average overall miss latency
+system.iocache.demand_avg_mshr_miss_latency 54548.659173 # average overall mshr miss latency
+system.iocache.demand_hits 0 # number of demand (read+write) hits
+system.iocache.demand_miss_latency 4404017804 # number of demand (read+write) miss cycles
+system.iocache.demand_miss_rate 1 # miss rate for demand accesses
+system.iocache.demand_misses 41725 # number of demand (read+write) misses
+system.iocache.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
+system.iocache.demand_mshr_miss_latency 2276042804 # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_rate 1 # mshr miss rate for demand accesses
+system.iocache.demand_mshr_misses 41725 # number of demand (read+write) MSHR misses
+system.iocache.fast_writes 0 # number of fast writes performed
+system.iocache.mshr_cap_events 0 # number of times MSHR cap was activated
+system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.iocache.overall_accesses 41725 # number of overall (read+write) accesses
+system.iocache.overall_avg_miss_latency 105548.659173 # average overall miss latency
+system.iocache.overall_avg_mshr_miss_latency 54548.659173 # average overall mshr miss latency
+system.iocache.overall_avg_mshr_uncacheable_latency <err: div-0> # average overall mshr uncacheable latency
+system.iocache.overall_hits 0 # number of overall hits
+system.iocache.overall_miss_latency 4404017804 # number of overall miss cycles
+system.iocache.overall_miss_rate 1 # miss rate for overall accesses
+system.iocache.overall_misses 41725 # number of overall misses
+system.iocache.overall_mshr_hits 0 # number of overall MSHR hits
+system.iocache.overall_mshr_miss_latency 2276042804 # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_rate 1 # mshr miss rate for overall accesses
+system.iocache.overall_mshr_misses 41725 # number of overall MSHR misses
+system.iocache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
+system.iocache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
+system.iocache.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
+system.iocache.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
+system.iocache.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
+system.iocache.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
+system.iocache.prefetcher.num_hwpf_identified 0 # number of hwpf identified
+system.iocache.prefetcher.num_hwpf_issued 0 # number of hwpf issued
+system.iocache.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
+system.iocache.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
+system.iocache.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
+system.iocache.replacements 41685 # number of replacements
+system.iocache.sampled_refs 41701 # Sample count of references to valid blocks.
+system.iocache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
+system.iocache.tagsinuse 1.334892 # Cycle average of tags in use
+system.iocache.total_refs 0 # Total number of references to valid blocks.
+system.iocache.warmup_cycle 1763215764000 # Cycle when the warmup percentage was hit.
+system.iocache.writebacks 41512 # number of writebacks
+system.l2c.ReadExReq_accesses 304339 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_avg_miss_latency 22004.271552 # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency 11004.271552 # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_miss_latency 6696758000 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_rate 1 # miss rate for ReadExReq accesses
-system.l2c.ReadExReq_misses 304522 # number of ReadExReq misses
-system.l2c.ReadExReq_mshr_miss_latency 3349961000 # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_misses 304339 # number of ReadExReq misses
+system.l2c.ReadExReq_mshr_miss_latency 3349029000 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_rate 1 # mshr miss rate for ReadExReq accesses
-system.l2c.ReadExReq_mshr_misses 304522 # number of ReadExReq MSHR misses
-system.l2c.ReadReq_accesses 2670005 # number of ReadReq accesses(hits+misses)
-system.l2c.ReadReq_avg_miss_latency 12000.233269 # average ReadReq miss latency
-system.l2c.ReadReq_avg_mshr_miss_latency 11000.233269 # average ReadReq mshr miss latency
+system.l2c.ReadExReq_mshr_misses 304339 # number of ReadExReq MSHR misses
+system.l2c.ReadReq_accesses 2670932 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_avg_miss_latency 22011.408790 # average ReadReq miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency 11011.408790 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency inf # average ReadReq mshr uncacheable latency
-system.l2c.ReadReq_hits 1568273 # number of ReadReq hits
-system.l2c.ReadReq_miss_latency 13221041000 # number of ReadReq miss cycles
-system.l2c.ReadReq_miss_rate 0.412633 # miss rate for ReadReq accesses
-system.l2c.ReadReq_misses 1101732 # number of ReadReq misses
-system.l2c.ReadReq_mshr_miss_latency 12119309000 # number of ReadReq MSHR miss cycles
-system.l2c.ReadReq_mshr_miss_rate 0.412633 # mshr miss rate for ReadReq accesses
-system.l2c.ReadReq_mshr_misses 1101732 # number of ReadReq MSHR misses
+system.l2c.ReadReq_hits 1568887 # number of ReadReq hits
+system.l2c.ReadReq_miss_latency 24257563000 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_rate 0.412607 # miss rate for ReadReq accesses
+system.l2c.ReadReq_misses 1102045 # number of ReadReq misses
+system.l2c.ReadReq_mshr_miss_latency 12135068000 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_rate 0.412607 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_misses 1102045 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_uncacheable_latency 750102000 # number of ReadReq MSHR uncacheable cycles
-system.l2c.UpgradeReq_accesses 125867 # number of UpgradeReq accesses(hits+misses)
-system.l2c.UpgradeReq_avg_miss_latency 11999.892744 # average UpgradeReq miss latency
-system.l2c.UpgradeReq_avg_mshr_miss_latency 11000.750793 # average UpgradeReq mshr miss latency
-system.l2c.UpgradeReq_miss_latency 1510390500 # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_accesses 126109 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_avg_miss_latency 22001.831749 # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency 11003.401819 # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_miss_latency 2774629000 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_rate 1 # miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_misses 125867 # number of UpgradeReq misses
-system.l2c.UpgradeReq_mshr_miss_latency 1384631500 # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_misses 126109 # number of UpgradeReq misses
+system.l2c.UpgradeReq_mshr_miss_latency 1387628000 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_rate 1 # mshr miss rate for UpgradeReq accesses
-system.l2c.UpgradeReq_mshr_misses 125867 # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses 126109 # number of UpgradeReq MSHR misses
system.l2c.WriteReq_avg_mshr_uncacheable_latency inf # average WriteReq mshr uncacheable latency
-system.l2c.WriteReq_mshr_uncacheable_latency 1051110500 # number of WriteReq MSHR uncacheable cycles
-system.l2c.Writeback_accesses 429991 # number of Writeback accesses(hits+misses)
+system.l2c.WriteReq_mshr_uncacheable_latency 1051776000 # number of WriteReq MSHR uncacheable cycles
+system.l2c.Writeback_accesses 430050 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_miss_rate 1 # miss rate for Writeback accesses
-system.l2c.Writeback_misses 429991 # number of Writeback misses
+system.l2c.Writeback_misses 430050 # number of Writeback misses
system.l2c.Writeback_mshr_miss_rate 1 # mshr miss rate for Writeback accesses
-system.l2c.Writeback_mshr_misses 429991 # number of Writeback MSHR misses
+system.l2c.Writeback_mshr_misses 430050 # number of Writeback MSHR misses
system.l2c.avg_blocked_cycles_no_mshrs <err: div-0> # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles_no_targets <err: div-0> # average number of cycles each access was blocked
-system.l2c.avg_refs 1.660842 # Average number of references to valid blocks.
+system.l2c.avg_refs 1.660494 # Average number of references to valid blocks.
system.l2c.blocked_no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_no_targets 0 # number of cycles access was blocked
system.l2c.blocked_cycles_no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles_no_targets 0 # number of cycles access was blocked
system.l2c.cache_copies 0 # number of cache copies performed
-system.l2c.demand_accesses 2974527 # number of demand (read+write) accesses
-system.l2c.demand_avg_miss_latency 12000.338488 # average overall miss latency
-system.l2c.demand_avg_mshr_miss_latency 11000.338488 # average overall mshr miss latency
-system.l2c.demand_hits 1568273 # number of demand (read+write) hits
-system.l2c.demand_miss_latency 16875524000 # number of demand (read+write) miss cycles
-system.l2c.demand_miss_rate 0.472766 # miss rate for demand accesses
-system.l2c.demand_misses 1406254 # number of demand (read+write) misses
+system.l2c.demand_accesses 2975271 # number of demand (read+write) accesses
+system.l2c.demand_avg_miss_latency 22009.864304 # average overall miss latency
+system.l2c.demand_avg_mshr_miss_latency 11009.864304 # average overall mshr miss latency
+system.l2c.demand_hits 1568887 # number of demand (read+write) hits
+system.l2c.demand_miss_latency 30954321000 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_rate 0.472691 # miss rate for demand accesses
+system.l2c.demand_misses 1406384 # number of demand (read+write) misses
system.l2c.demand_mshr_hits 0 # number of demand (read+write) MSHR hits
-system.l2c.demand_mshr_miss_latency 15469270000 # number of demand (read+write) MSHR miss cycles
-system.l2c.demand_mshr_miss_rate 0.472766 # mshr miss rate for demand accesses
-system.l2c.demand_mshr_misses 1406254 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_miss_latency 15484097000 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_rate 0.472691 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_misses 1406384 # number of demand (read+write) MSHR misses
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.mshr_cap_events 0 # number of times MSHR cap was activated
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
-system.l2c.overall_accesses 2974527 # number of overall (read+write) accesses
-system.l2c.overall_avg_miss_latency 12000.338488 # average overall miss latency
-system.l2c.overall_avg_mshr_miss_latency 11000.338488 # average overall mshr miss latency
+system.l2c.overall_accesses 2975271 # number of overall (read+write) accesses
+system.l2c.overall_avg_miss_latency 22009.864304 # average overall miss latency
+system.l2c.overall_avg_mshr_miss_latency 11009.864304 # average overall mshr miss latency
system.l2c.overall_avg_mshr_uncacheable_latency inf # average overall mshr uncacheable latency
-system.l2c.overall_hits 1568273 # number of overall hits
-system.l2c.overall_miss_latency 16875524000 # number of overall miss cycles
-system.l2c.overall_miss_rate 0.472766 # miss rate for overall accesses
-system.l2c.overall_misses 1406254 # number of overall misses
+system.l2c.overall_hits 1568887 # number of overall hits
+system.l2c.overall_miss_latency 30954321000 # number of overall miss cycles
+system.l2c.overall_miss_rate 0.472691 # miss rate for overall accesses
+system.l2c.overall_misses 1406384 # number of overall misses
system.l2c.overall_mshr_hits 0 # number of overall MSHR hits
-system.l2c.overall_mshr_miss_latency 15469270000 # number of overall MSHR miss cycles
-system.l2c.overall_mshr_miss_rate 0.472766 # mshr miss rate for overall accesses
-system.l2c.overall_mshr_misses 1406254 # number of overall MSHR misses
-system.l2c.overall_mshr_uncacheable_latency 1801212500 # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_miss_latency 15484097000 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_rate 0.472691 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_misses 1406384 # number of overall MSHR misses
+system.l2c.overall_mshr_uncacheable_latency 1801878000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.l2c.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
system.l2c.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
@@ -365,12 +435,12 @@ system.l2c.prefetcher.num_hwpf_issued 0 # nu
system.l2c.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
system.l2c.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
system.l2c.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
-system.l2c.replacements 947259 # number of replacements
-system.l2c.sampled_refs 965538 # Sample count of references to valid blocks.
+system.l2c.replacements 947158 # number of replacements
+system.l2c.sampled_refs 965422 # Sample count of references to valid blocks.
system.l2c.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
-system.l2c.tagsinuse 15874.904757 # Cycle average of tags in use
-system.l2c.total_refs 1603606 # Total number of references to valid blocks.
-system.l2c.warmup_cycle 4106790000 # Cycle when the warmup percentage was hit.
+system.l2c.tagsinuse 16013.674144 # Cycle average of tags in use
+system.l2c.total_refs 1603077 # Total number of references to valid blocks.
+system.l2c.warmup_cycle 4984882000 # Cycle when the warmup percentage was hit.
system.l2c.writebacks 0 # number of writebacks
system.tsunami.ethernet.coalescedRxDesc <err: div-0> # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle <err: div-0> # average number of RxIdle's coalesced into each post
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stderr b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stderr
index 32120d9d6..072cb6c8c 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stderr
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stderr
@@ -1,3 +1,3 @@
-Listening for system connection on port 3457
-0: system.remote_gdb.listener: listening for remote gdb on port 7001
+Listening for system connection on port 3456
+0: system.remote_gdb.listener: listening for remote gdb on port 7000
warn: Entering event queue @ 0. Starting simulation...
diff --git a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stdout b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stdout
index 69f3594a5..2743905fa 100644
--- a/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stdout
+++ b/tests/quick/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stdout
@@ -5,9 +5,9 @@ The Regents of The University of Michigan
All Rights Reserved
-M5 compiled Aug 3 2007 04:02:11
-M5 started Fri Aug 3 04:23:34 2007
-M5 executing on zizzer.eecs.umich.edu
+M5 compiled Aug 12 2007 00:31:07
+M5 started Sun Aug 12 00:32:11 2007
+M5 executing on zeep
command line: build/ALPHA_FS/m5.fast -d build/ALPHA_FS/tests/fast/quick/10.linux-boot/alpha/linux/tsunami-simple-timing tests/run.py quick/10.linux-boot/alpha/linux/tsunami-simple-timing
Global frequency set at 1000000000000 ticks per second
-Exiting @ tick 1910309711000 because m5_exit instruction encountered
+Exiting @ tick 1928634086000 because m5_exit instruction encountered