summaryrefslogtreecommitdiff
path: root/tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.ini
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.ini')
-rw-r--r--tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.ini11
1 files changed, 11 insertions, 0 deletions
diff --git a/tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.ini b/tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.ini
index 0352c1b88..27568ad50 100644
--- a/tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.ini
+++ b/tests/quick/20.eio-short/ref/alpha/eio/simple-timing/config.ini
@@ -66,6 +66,8 @@ max_loads_any_thread=0
mem=system.cpu.dcache
system=system
workload=system.cpu.workload
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
[system.cpu.dcache]
type=BaseCache
@@ -104,6 +106,8 @@ tgts_per_mshr=5
trace_addr=0
two_queue=false
write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.port[1]
[system.cpu.icache]
type=BaseCache
@@ -142,6 +146,8 @@ tgts_per_mshr=5
trace_addr=0
two_queue=false
write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.port[0]
[system.cpu.l2cache]
type=BaseCache
@@ -180,10 +186,13 @@ tgts_per_mshr=5
trace_addr=0
two_queue=false
write_buffers=8
+cpu_side=system.cpu.toL2Bus.port[2]
+mem_side=system.membus.port[1]
[system.cpu.toL2Bus]
type=Bus
bus_id=0
+port=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.l2cache.cpu_side
[system.cpu.workload]
type=EioProcess
@@ -195,12 +204,14 @@ system=system
[system.membus]
type=Bus
bus_id=0
+port=system.physmem.port system.cpu.l2cache.mem_side
[system.physmem]
type=PhysicalMemory
file=
latency=1
range=0:134217727
+port=system.membus.port[0]
[trace]
bufsize=0