summaryrefslogtreecommitdiff
path: root/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt')
-rw-r--r--tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt11
1 files changed, 7 insertions, 4 deletions
diff --git a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt
index 101c2c9bd..faa6a7461 100644
--- a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt
+++ b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt
@@ -3,10 +3,10 @@
sim_seconds 0.000104 # Number of seconds simulated
sim_ticks 104317500 # Number of ticks simulated
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 86437 # Simulator instruction rate (inst/s)
-host_tick_rate 8848828 # Simulator tick rate (ticks/s)
-host_mem_usage 223064 # Number of bytes of host memory used
-host_seconds 11.79 # Real time elapsed on the host
+host_inst_rate 97517 # Simulator instruction rate (inst/s)
+host_tick_rate 9983124 # Simulator tick rate (ticks/s)
+host_mem_usage 222460 # Number of bytes of host memory used
+host_seconds 10.45 # Real time elapsed on the host
sim_insts 1018993 # Number of instructions simulated
system.cpu0.workload.num_syscalls 89 # Number of system calls
system.cpu0.numCycles 208636 # number of cpu cycles simulated
@@ -656,6 +656,7 @@ system.cpu1.rob.rob_reads 446977 # Th
system.cpu1.rob.rob_writes 572400 # The number of ROB writes
system.cpu1.timesIdled 225 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles 2707 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu1.quiesceCycles 34329 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts 231385 # Number of Instructions Simulated
system.cpu1.committedInsts_total 231385 # Number of Instructions Simulated
system.cpu1.cpi 0.753312 # CPI: Cycles Per Instruction
@@ -1053,6 +1054,7 @@ system.cpu2.rob.rob_reads 425878 # Th
system.cpu2.rob.rob_writes 535627 # The number of ROB writes
system.cpu2.timesIdled 232 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles 5048 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu2.quiesceCycles 34616 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts 215254 # Number of Instructions Simulated
system.cpu2.committedInsts_total 215254 # Number of Instructions Simulated
system.cpu2.cpi 0.808431 # CPI: Cycles Per Instruction
@@ -1450,6 +1452,7 @@ system.cpu3.rob.rob_reads 392929 # Th
system.cpu3.rob.rob_writes 465356 # The number of ROB writes
system.cpu3.timesIdled 234 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles 2770 # Total number of cycles that the CPU has spent unscheduled due to idling
+system.cpu3.quiesceCycles 34882 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.committedInsts 183965 # Number of Instructions Simulated
system.cpu3.committedInsts_total 183965 # Number of Instructions Simulated
system.cpu3.cpi 0.944484 # CPI: Cycles Per Instruction