diff options
Diffstat (limited to 'tests/quick/40.m5threads-test-atomic')
9 files changed, 276 insertions, 41 deletions
diff --git a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini index 17847f641..08b40bb1a 100644 --- a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini +++ b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/config.ini @@ -1,13 +1,22 @@ [root] type=Root children=system -dummy=0 +time_sync_enable=false +time_sync_period=100000000000 +time_sync_spin_threshold=100000000 [system] type=System children=cpu0 cpu1 cpu2 cpu3 l2c membus physmem toL2Bus mem_mode=timing physmem=system.physmem +work_begin_ckpt_count=0 +work_begin_cpu_id_exit=-1 +work_begin_exit_count=0 +work_cpus_ckpt_count=0 +work_end_ckpt_count=0 +work_end_exit_count=0 +work_item_id=-1 [system.cpu0] type=DerivO3CPU diff --git a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout index ac49cfc17..d3d241630 100755 --- a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout +++ b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/simout @@ -5,10 +5,10 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Jan 17 2011 21:17:52 -M5 revision f72d94f8c275 7839 default qtip tip outgoing.patch qbase -M5 started Jan 17 2011 21:19:18 -M5 executing on zizzer +M5 compiled Feb 7 2011 02:13:30 +M5 revision 4b4b02c5553c 7929 default qtip reupdatestats.patch tip +M5 started Feb 7 2011 02:13:39 +M5 executing on burrito command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/quick/40.m5threads-test-atomic/sparc/linux/o3-timing-mp -re tests/run.py build/SPARC_SE/tests/fast/quick/40.m5threads-test-atomic/sparc/linux/o3-timing-mp Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt index 1034fcecd..acba85fd7 100644 --- a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt +++ b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/o3-timing-mp/stats.txt @@ -1,9 +1,9 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 133732 # Simulator instruction rate (inst/s) -host_mem_usage 214280 # Number of bytes of host memory used -host_seconds 8.62 # Real time elapsed on the host -host_tick_rate 13623692 # Simulator tick rate (ticks/s) +host_inst_rate 67069 # Simulator instruction rate (inst/s) +host_mem_usage 234672 # Number of bytes of host memory used +host_seconds 17.20 # Real time elapsed on the host +host_tick_rate 6832636 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 1153323 # Number of instructions simulated sim_seconds 0.000117 # Number of seconds simulated @@ -37,6 +37,9 @@ system.cpu0.commit.COM:committed_per_cycle::min_value 0 system.cpu0.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle system.cpu0.commit.COM:committed_per_cycle::total 214839 # Number of insts commited each cycle system.cpu0.commit.COM:count 534547 # Number of instructions committed +system.cpu0.commit.COM:fp_insts 0 # Number of committed floating point instructions. +system.cpu0.commit.COM:function_calls 0 # Number of function calls committed. +system.cpu0.commit.COM:int_insts 359798 # Number of committed integer instructions. system.cpu0.commit.COM:loads 174318 # Number of loads committed system.cpu0.commit.COM:membars 84 # Number of memory barriers committed system.cpu0.commit.COM:refs 261983 # Number of memory references committed @@ -162,6 +165,7 @@ system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Nu system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) system.cpu0.fetch.rateDist::total 216884 # Number of instructions fetched each cycle (Total) +system.cpu0.fp_regfile_reads 192 # number of floating regfile reads system.cpu0.icache.ReadReq_accesses 5264 # number of ReadReq accesses(hits+misses) system.cpu0.icache.ReadReq_avg_miss_latency 39056.216931 # average ReadReq miss latency system.cpu0.icache.ReadReq_avg_mshr_miss_latency 37012.315271 # average ReadReq mshr miss latency @@ -261,6 +265,8 @@ system.cpu0.iew.lsq.thread.0.squashedStores 1081 # system.cpu0.iew.memOrderViolationEvents 74 # Number of memory order violations system.cpu0.iew.predictedNotTakenIncorrect 821 # Number of branches that were predicted not taken incorrectly system.cpu0.iew.predictedTakenIncorrect 425 # Number of branches that were predicted taken incorrectly +system.cpu0.int_regfile_reads 812944 # number of integer regfile reads +system.cpu0.int_regfile_writes 365773 # number of integer regfile writes system.cpu0.ipc 1.907193 # IPC: Instructions Per Cycle system.cpu0.ipc_total 1.907193 # IPC: Total IPC of All Threads system.cpu0.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued @@ -352,6 +358,14 @@ system.cpu0.iq.ISSUE:issued_per_cycle::min_value 0 system.cpu0.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle system.cpu0.iq.ISSUE:issued_per_cycle::total 216884 # Number of insts issued each cycle system.cpu0.iq.ISSUE:rate 1.936032 # Inst issue rate +system.cpu0.iq.fp_alu_accesses 0 # Number of floating point alu accesses +system.cpu0.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads +system.cpu0.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses +system.cpu0.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes +system.cpu0.iq.int_alu_accesses 455183 # Number of integer alu accesses +system.cpu0.iq.int_inst_queue_reads 1127113 # Number of integer instruction queue reads +system.cpu0.iq.int_inst_queue_wakeup_accesses 453412 # Number of integer instruction queue wakeup accesses +system.cpu0.iq.int_inst_queue_writes 465644 # Number of integer instruction queue writes system.cpu0.iq.iqInstsAdded 456518 # Number of instructions added to the IQ (excludes non-spec) system.cpu0.iq.iqInstsIssued 454956 # Number of instructions issued system.cpu0.iq.iqNonSpecInstsAdded 825 # Number of non-speculative instructions added to the IQ @@ -363,7 +377,11 @@ system.cpu0.memDep0.conflictingLoads 86252 # Nu system.cpu0.memDep0.conflictingStores 86102 # Number of conflicting stores. system.cpu0.memDep0.insertedLoads 176000 # Number of loads inserted to the mem dependence unit. system.cpu0.memDep0.insertedStores 88746 # Number of stores inserted to the mem dependence unit. +system.cpu0.misc_regfile_reads 265411 # number of misc regfile reads +system.cpu0.misc_regfile_writes 564 # number of misc regfile writes system.cpu0.numCycles 234994 # number of cpu cycles simulated +system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.rename.RENAME:BlockCycles 1211 # Number of cycles rename is blocking system.cpu0.rename.RENAME:CommittedMaps 361468 # Number of HB maps that are committed system.cpu0.rename.RENAME:IQFullEvents 6 # Number of times rename has blocked due to IQ full @@ -376,10 +394,13 @@ system.cpu0.rename.RENAME:RunCycles 180641 # Nu system.cpu0.rename.RENAME:SquashCycles 2062 # Number of cycles rename is squashing system.cpu0.rename.RENAME:UnblockCycles 697 # Number of cycles rename is unblocking system.cpu0.rename.RENAME:UndoneMaps 10322 # Number of HB maps that are undone due to squashing +system.cpu0.rename.RENAME:int_rename_lookups 1089130 # Number of integer rename lookups system.cpu0.rename.RENAME:serializeStallCycles 11540 # count of cycles rename stalled for serializing inst system.cpu0.rename.RENAME:serializingInsts 809 # count of serializing insts renamed system.cpu0.rename.RENAME:skidInsts 4202 # count of insts added to the skid buffer system.cpu0.rename.RENAME:tempSerializingInsts 812 # count of temporary serializing insts renamed +system.cpu0.rob.rob_reads 757548 # The number of ROB reads +system.cpu0.rob.rob_writes 1090250 # The number of ROB writes system.cpu0.timesIdled 337 # Number of times that the entire CPU went into an idle state and unscheduled itself system.cpu0.workload.PROG:num_syscalls 89 # Number of system calls system.cpu1.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. @@ -411,6 +432,9 @@ system.cpu1.commit.COM:committed_per_cycle::min_value 0 system.cpu1.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle system.cpu1.commit.COM:committed_per_cycle::total 187667 # Number of insts commited each cycle system.cpu1.commit.COM:count 221435 # Number of instructions committed +system.cpu1.commit.COM:fp_insts 0 # Number of committed floating point instructions. +system.cpu1.commit.COM:function_calls 0 # Number of function calls committed. +system.cpu1.commit.COM:int_insts 150322 # Number of committed integer instructions. system.cpu1.commit.COM:loads 60856 # Number of loads committed system.cpu1.commit.COM:membars 9088 # Number of memory barriers committed system.cpu1.commit.COM:refs 87006 # Number of memory references committed @@ -536,6 +560,7 @@ system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Nu system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) system.cpu1.fetch.rateDist::total 196087 # Number of instructions fetched each cycle (Total) +system.cpu1.fp_regfile_writes 64 # number of floating regfile writes system.cpu1.icache.ReadReq_accesses 27242 # number of ReadReq accesses(hits+misses) system.cpu1.icache.ReadReq_avg_miss_latency 15144.329897 # average ReadReq miss latency system.cpu1.icache.ReadReq_avg_mshr_miss_latency 12327.702703 # average ReadReq mshr miss latency @@ -635,6 +660,8 @@ system.cpu1.iew.lsq.thread.0.squashedStores 732 # system.cpu1.iew.memOrderViolationEvents 35 # Number of memory order violations system.cpu1.iew.predictedNotTakenIncorrect 189 # Number of branches that were predicted not taken incorrectly system.cpu1.iew.predictedTakenIncorrect 1010 # Number of branches that were predicted taken incorrectly +system.cpu1.int_regfile_reads 321648 # number of integer regfile reads +system.cpu1.int_regfile_writes 150288 # number of integer regfile writes system.cpu1.ipc 0.902137 # IPC: Instructions Per Cycle system.cpu1.ipc_total 0.902137 # IPC: Total IPC of All Threads system.cpu1.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued @@ -726,6 +753,14 @@ system.cpu1.iq.ISSUE:issued_per_cycle::min_value 0 system.cpu1.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle system.cpu1.iq.ISSUE:issued_per_cycle::total 196087 # Number of insts issued each cycle system.cpu1.iq.ISSUE:rate 0.970635 # Inst issue rate +system.cpu1.iq.fp_alu_accesses 0 # Number of floating point alu accesses +system.cpu1.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads +system.cpu1.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses +system.cpu1.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes +system.cpu1.iq.int_alu_accesses 194246 # Number of integer alu accesses +system.cpu1.iq.int_inst_queue_reads 584396 # Number of integer instruction queue reads +system.cpu1.iq.int_inst_queue_wakeup_accesses 192754 # Number of integer instruction queue wakeup accesses +system.cpu1.iq.int_inst_queue_writes 203505 # Number of integer instruction queue writes system.cpu1.iq.iqInstsAdded 186439 # Number of instructions added to the IQ (excludes non-spec) system.cpu1.iq.iqInstsIssued 194061 # Number of instructions issued system.cpu1.iq.iqNonSpecInstsAdded 10484 # Number of non-speculative instructions added to the IQ @@ -737,7 +772,11 @@ system.cpu1.memDep0.conflictingLoads 31889 # Nu system.cpu1.memDep0.conflictingStores 22377 # Number of conflicting stores. system.cpu1.memDep0.insertedLoads 62331 # Number of loads inserted to the mem dependence unit. system.cpu1.memDep0.insertedStores 26882 # Number of stores inserted to the mem dependence unit. +system.cpu1.misc_regfile_reads 89554 # number of misc regfile reads +system.cpu1.misc_regfile_writes 646 # number of misc regfile writes system.cpu1.numCycles 199932 # number of cpu cycles simulated +system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.rename.RENAME:BlockCycles 9891 # Number of cycles rename is blocking system.cpu1.rename.RENAME:CommittedMaps 147748 # Number of HB maps that are committed system.cpu1.rename.RENAME:IQFullEvents 48 # Number of times rename has blocked due to IQ full @@ -750,10 +789,13 @@ system.cpu1.rename.RENAME:RunCycles 92302 # Nu system.cpu1.rename.RENAME:SquashCycles 1784 # Number of cycles rename is squashing system.cpu1.rename.RENAME:UnblockCycles 562 # Number of cycles rename is unblocking system.cpu1.rename.RENAME:UndoneMaps 8137 # Number of HB maps that are undone due to squashing +system.cpu1.rename.RENAME:int_rename_lookups 422855 # Number of integer rename lookups system.cpu1.rename.RENAME:serializeStallCycles 13360 # count of cycles rename stalled for serializing inst system.cpu1.rename.RENAME:serializingInsts 970 # count of serializing insts renamed system.cpu1.rename.RENAME:skidInsts 2743 # count of insts added to the skid buffer system.cpu1.rename.RENAME:tempSerializingInsts 1022 # count of temporary serializing insts renamed +system.cpu1.rob.rob_reads 416274 # The number of ROB reads +system.cpu1.rob.rob_writes 461144 # The number of ROB writes system.cpu1.timesIdled 297 # Number of times that the entire CPU went into an idle state and unscheduled itself system.cpu2.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. system.cpu2.BPredUnit.BTBHits 58194 # Number of BTB hits @@ -784,6 +826,9 @@ system.cpu2.commit.COM:committed_per_cycle::min_value 0 system.cpu2.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle system.cpu2.commit.COM:committed_per_cycle::total 185916 # Number of insts commited each cycle system.cpu2.commit.COM:count 330777 # Number of instructions committed +system.cpu2.commit.COM:fp_insts 0 # Number of committed floating point instructions. +system.cpu2.commit.COM:function_calls 0 # Number of function calls committed. +system.cpu2.commit.COM:int_insts 226484 # Number of committed integer instructions. system.cpu2.commit.COM:loads 98945 # Number of loads committed system.cpu2.commit.COM:membars 4183 # Number of memory barriers committed system.cpu2.commit.COM:refs 146579 # Number of memory references committed @@ -909,6 +954,7 @@ system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Nu system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) system.cpu2.fetch.rateDist::total 194280 # Number of instructions fetched each cycle (Total) +system.cpu2.fp_regfile_writes 64 # number of floating regfile writes system.cpu2.icache.ReadReq_accesses 17027 # number of ReadReq accesses(hits+misses) system.cpu2.icache.ReadReq_avg_miss_latency 21608.921162 # average ReadReq miss latency system.cpu2.icache.ReadReq_avg_mshr_miss_latency 18272.935780 # average ReadReq mshr miss latency @@ -1008,6 +1054,8 @@ system.cpu2.iew.lsq.thread.0.squashedStores 766 # system.cpu2.iew.memOrderViolationEvents 35 # Number of memory order violations system.cpu2.iew.predictedNotTakenIncorrect 199 # Number of branches that were predicted not taken incorrectly system.cpu2.iew.predictedTakenIncorrect 991 # Number of branches that were predicted taken incorrectly +system.cpu2.int_regfile_reads 500577 # number of integer regfile reads +system.cpu2.int_regfile_writes 231428 # number of integer regfile writes system.cpu2.ipc 1.392607 # IPC: Instructions Per Cycle system.cpu2.ipc_total 1.392607 # IPC: Total IPC of All Threads system.cpu2.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued @@ -1099,6 +1147,14 @@ system.cpu2.iq.ISSUE:issued_per_cycle::min_value 0 system.cpu2.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle system.cpu2.iq.ISSUE:issued_per_cycle::total 194280 # Number of insts issued each cycle system.cpu2.iq.ISSUE:rate 1.437167 # Inst issue rate +system.cpu2.iq.fp_alu_accesses 0 # Number of floating point alu accesses +system.cpu2.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads +system.cpu2.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses +system.cpu2.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes +system.cpu2.iq.int_alu_accesses 287114 # Number of integer alu accesses +system.cpu2.iq.int_inst_queue_reads 768311 # Number of integer instruction queue reads +system.cpu2.iq.int_inst_queue_wakeup_accesses 285574 # Number of integer instruction queue wakeup accesses +system.cpu2.iq.int_inst_queue_writes 296099 # Number of integer instruction queue writes system.cpu2.iq.iqInstsAdded 284164 # Number of instructions added to the IQ (excludes non-spec) system.cpu2.iq.iqInstsIssued 286916 # Number of instructions issued system.cpu2.iq.iqNonSpecInstsAdded 5428 # Number of non-speculative instructions added to the IQ @@ -1110,7 +1166,11 @@ system.cpu2.memDep0.conflictingLoads 48437 # Nu system.cpu2.memDep0.conflictingStores 43927 # Number of conflicting stores. system.cpu2.memDep0.insertedLoads 100435 # Number of loads inserted to the mem dependence unit. system.cpu2.memDep0.insertedStores 48400 # Number of stores inserted to the mem dependence unit. +system.cpu2.misc_regfile_reads 149234 # number of misc regfile reads +system.cpu2.misc_regfile_writes 646 # number of misc regfile writes system.cpu2.numCycles 199640 # number of cpu cycles simulated +system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started system.cpu2.rename.RENAME:BlockCycles 5634 # Number of cycles rename is blocking system.cpu2.rename.RENAME:CommittedMaps 228819 # Number of HB maps that are committed system.cpu2.rename.RENAME:IQFullEvents 67 # Number of times rename has blocked due to IQ full @@ -1123,10 +1183,13 @@ system.cpu2.rename.RENAME:RunCycles 120203 # Nu system.cpu2.rename.RENAME:SquashCycles 1740 # Number of cycles rename is squashing system.cpu2.rename.RENAME:UnblockCycles 620 # Number of cycles rename is unblocking system.cpu2.rename.RENAME:UndoneMaps 8187 # Number of HB maps that are undone due to squashing +system.cpu2.rename.RENAME:int_rename_lookups 661216 # Number of integer rename lookups system.cpu2.rename.RENAME:serializeStallCycles 12791 # count of cycles rename stalled for serializing inst system.cpu2.rename.RENAME:serializingInsts 940 # count of serializing insts renamed system.cpu2.rename.RENAME:skidInsts 2775 # count of insts added to the skid buffer system.cpu2.rename.RENAME:tempSerializingInsts 995 # count of temporary serializing insts renamed +system.cpu2.rob.rob_reads 523697 # The number of ROB reads +system.cpu2.rob.rob_writes 679481 # The number of ROB writes system.cpu2.timesIdled 296 # Number of times that the entire CPU went into an idle state and unscheduled itself system.cpu3.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. system.cpu3.BPredUnit.BTBHits 53101 # Number of BTB hits @@ -1157,6 +1220,9 @@ system.cpu3.commit.COM:committed_per_cycle::min_value 0 system.cpu3.commit.COM:committed_per_cycle::max_value 8 # Number of insts commited each cycle system.cpu3.commit.COM:committed_per_cycle::total 187872 # Number of insts commited each cycle system.cpu3.commit.COM:count 296008 # Number of instructions committed +system.cpu3.commit.COM:fp_insts 0 # Number of committed floating point instructions. +system.cpu3.commit.COM:function_calls 0 # Number of function calls committed. +system.cpu3.commit.COM:int_insts 202157 # Number of committed integer instructions. system.cpu3.commit.COM:loads 86777 # Number of loads committed system.cpu3.commit.COM:membars 5899 # Number of memory barriers committed system.cpu3.commit.COM:refs 127476 # Number of memory references committed @@ -1282,6 +1348,7 @@ system.cpu3.fetch.rateDist::overflows 0 0.00% 100.00% # Nu system.cpu3.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu3.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) system.cpu3.fetch.rateDist::total 196296 # Number of instructions fetched each cycle (Total) +system.cpu3.fp_regfile_writes 64 # number of floating regfile writes system.cpu3.icache.ReadReq_accesses 20572 # number of ReadReq accesses(hits+misses) system.cpu3.icache.ReadReq_avg_miss_latency 14541.928721 # average ReadReq miss latency system.cpu3.icache.ReadReq_avg_mshr_miss_latency 11822.799097 # average ReadReq mshr miss latency @@ -1381,6 +1448,8 @@ system.cpu3.iew.lsq.thread.0.squashedStores 782 # system.cpu3.iew.memOrderViolationEvents 34 # Number of memory order violations system.cpu3.iew.predictedNotTakenIncorrect 194 # Number of branches that were predicted not taken incorrectly system.cpu3.iew.predictedTakenIncorrect 1002 # Number of branches that were predicted taken incorrectly +system.cpu3.int_regfile_reads 443221 # number of integer regfile reads +system.cpu3.int_regfile_writes 205359 # number of integer regfile writes system.cpu3.ipc 1.237689 # IPC: Instructions Per Cycle system.cpu3.ipc_total 1.237689 # IPC: Total IPC of All Threads system.cpu3.iq.ISSUE:FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued @@ -1472,6 +1541,14 @@ system.cpu3.iq.ISSUE:issued_per_cycle::min_value 0 system.cpu3.iq.ISSUE:issued_per_cycle::max_value 8 # Number of insts issued each cycle system.cpu3.iq.ISSUE:issued_per_cycle::total 196296 # Number of insts issued each cycle system.cpu3.iq.ISSUE:rate 1.290801 # Inst issue rate +system.cpu3.iq.fp_alu_accesses 0 # Number of floating point alu accesses +system.cpu3.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads +system.cpu3.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses +system.cpu3.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes +system.cpu3.iq.int_alu_accesses 257546 # Number of integer alu accesses +system.cpu3.iq.int_inst_queue_reads 711191 # Number of integer instruction queue reads +system.cpu3.iq.int_inst_queue_wakeup_accesses 256019 # Number of integer instruction queue wakeup accesses +system.cpu3.iq.int_inst_queue_writes 266954 # Number of integer instruction queue writes system.cpu3.iq.iqInstsAdded 253019 # Number of instructions added to the IQ (excludes non-spec) system.cpu3.iq.iqInstsIssued 257347 # Number of instructions issued system.cpu3.iq.iqNonSpecInstsAdded 7241 # Number of non-speculative instructions added to the IQ @@ -1483,7 +1560,11 @@ system.cpu3.memDep0.conflictingLoads 43278 # Nu system.cpu3.memDep0.conflictingStores 36990 # Number of conflicting stores. system.cpu3.memDep0.insertedLoads 88323 # Number of loads inserted to the mem dependence unit. system.cpu3.memDep0.insertedStores 41481 # Number of stores inserted to the mem dependence unit. +system.cpu3.misc_regfile_reads 130106 # number of misc regfile reads +system.cpu3.misc_regfile_writes 646 # number of misc regfile writes system.cpu3.numCycles 199370 # number of cpu cycles simulated +system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started system.cpu3.rename.RENAME:BlockCycles 7226 # Number of cycles rename is blocking system.cpu3.rename.RENAME:CommittedMaps 202775 # Number of HB maps that are committed system.cpu3.rename.RENAME:IQFullEvents 58 # Number of times rename has blocked due to IQ full @@ -1496,10 +1577,13 @@ system.cpu3.rename.RENAME:RunCycles 111693 # Nu system.cpu3.rename.RENAME:SquashCycles 1792 # Number of cycles rename is squashing system.cpu3.rename.RENAME:UnblockCycles 593 # Number of cycles rename is unblocking system.cpu3.rename.RENAME:UndoneMaps 8286 # Number of HB maps that are undone due to squashing +system.cpu3.rename.RENAME:int_rename_lookups 585183 # Number of integer rename lookups system.cpu3.rename.RENAME:serializeStallCycles 13124 # count of cycles rename stalled for serializing inst system.cpu3.rename.RENAME:serializingInsts 957 # count of serializing insts renamed system.cpu3.rename.RENAME:skidInsts 2808 # count of insts added to the skid buffer system.cpu3.rename.RENAME:tempSerializingInsts 1009 # count of temporary serializing insts renamed +system.cpu3.rob.rob_reads 491204 # The number of ROB reads +system.cpu3.rob.rob_writes 610604 # The number of ROB writes system.cpu3.timesIdled 290 # Number of times that the entire CPU went into an idle state and unscheduled itself system.l2c.ReadExReq_accesses::0 94 # number of ReadExReq accesses(hits+misses) system.l2c.ReadExReq_accesses::1 12 # number of ReadExReq accesses(hits+misses) diff --git a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/config.ini b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/config.ini index e833b46ac..01c43d58b 100644 --- a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/config.ini +++ b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/config.ini @@ -1,13 +1,22 @@ [root] type=Root children=system -dummy=0 +time_sync_enable=false +time_sync_period=100000000000 +time_sync_spin_threshold=100000000 [system] type=System children=cpu0 cpu1 cpu2 cpu3 l2c membus physmem toL2Bus mem_mode=atomic physmem=system.physmem +work_begin_ckpt_count=0 +work_begin_cpu_id_exit=-1 +work_begin_exit_count=0 +work_cpus_ckpt_count=0 +work_end_ckpt_count=0 +work_end_exit_count=0 +work_item_id=-1 [system.cpu0] type=AtomicSimpleCPU diff --git a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/simout b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/simout index 9ac3c5e14..2f8db50d8 100755 --- a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/simout +++ b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/simout @@ -1,5 +1,3 @@ -Redirecting stdout to build/SPARC_SE/tests/opt/quick/40.m5threads-test-atomic/sparc/linux/simple-atomic-mp/simout -Redirecting stderr to build/SPARC_SE/tests/opt/quick/40.m5threads-test-atomic/sparc/linux/simple-atomic-mp/simerr M5 Simulator System Copyright (c) 2001-2008 @@ -7,11 +5,11 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Aug 26 2010 13:03:41 -M5 revision 85cafc6ccb42 7662 default qtip tip sc-fail-fix -M5 started Aug 26 2010 13:04:32 -M5 executing on zizzer -command line: build/SPARC_SE/m5.opt -d build/SPARC_SE/tests/opt/quick/40.m5threads-test-atomic/sparc/linux/simple-atomic-mp -re tests/run.py build/SPARC_SE/tests/opt/quick/40.m5threads-test-atomic/sparc/linux/simple-atomic-mp +M5 compiled Feb 7 2011 02:13:30 +M5 revision 4b4b02c5553c 7929 default qtip reupdatestats.patch tip +M5 started Feb 7 2011 02:13:36 +M5 executing on burrito +command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/quick/40.m5threads-test-atomic/sparc/linux/simple-atomic-mp -re tests/run.py build/SPARC_SE/tests/fast/quick/40.m5threads-test-atomic/sparc/linux/simple-atomic-mp Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... Init done diff --git a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/stats.txt b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/stats.txt index 0544aca9b..2fa9a2da1 100644 --- a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/stats.txt +++ b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-atomic-mp/stats.txt @@ -1,9 +1,9 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 1027581 # Simulator instruction rate (inst/s) -host_mem_usage 1133204 # Number of bytes of host memory used -host_seconds 0.66 # Real time elapsed on the host -host_tick_rate 133016942 # Simulator tick rate (ticks/s) +host_inst_rate 813548 # Simulator instruction rate (inst/s) +host_mem_usage 1149396 # Number of bytes of host memory used +host_seconds 0.83 # Real time elapsed on the host +host_tick_rate 105315075 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 677340 # Number of instructions simulated sim_seconds 0.000088 # Number of seconds simulated @@ -117,8 +117,24 @@ system.cpu0.icache.writebacks 0 # nu system.cpu0.idle_fraction 0 # Percentage of idle cycles system.cpu0.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu0.numCycles 175428 # number of cpu cycles simulated +system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started +system.cpu0.num_busy_cycles 175428 # Number of busy cycles +system.cpu0.num_conditional_control_insts 0 # number of instructions that are conditional controls +system.cpu0.num_fp_alu_accesses 0 # Number of float alu accesses +system.cpu0.num_fp_insts 0 # number of float instructions +system.cpu0.num_fp_register_reads 0 # number of times the floating registers were read +system.cpu0.num_fp_register_writes 0 # number of times the floating registers were written +system.cpu0.num_func_calls 0 # number of times a function call or return occured +system.cpu0.num_idle_cycles 0 # Number of idle cycles system.cpu0.num_insts 175339 # Number of instructions executed -system.cpu0.num_refs 82398 # Number of memory references +system.cpu0.num_int_alu_accesses 120388 # Number of integer alu accesses +system.cpu0.num_int_insts 120388 # number of integer instructions +system.cpu0.num_int_register_reads 349308 # number of times the integer registers were read +system.cpu0.num_int_register_writes 121996 # number of times the integer registers were written +system.cpu0.num_load_insts 54592 # Number of load instructions +system.cpu0.num_mem_refs 82398 # number of memory refs +system.cpu0.num_store_insts 27806 # Number of store instructions system.cpu0.workload.PROG:num_syscalls 89 # Number of system calls system.cpu1.dcache.ReadReq_accesses 40644 # number of ReadReq accesses(hits+misses) system.cpu1.dcache.ReadReq_hits 40468 # number of ReadReq hits @@ -229,8 +245,24 @@ system.cpu1.icache.writebacks 0 # nu system.cpu1.idle_fraction 0.045506 # Percentage of idle cycles system.cpu1.not_idle_fraction 0.954494 # Percentage of non-idle cycles system.cpu1.numCycles 173308 # number of cpu cycles simulated +system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started +system.cpu1.num_busy_cycles 165421.425557 # Number of busy cycles +system.cpu1.num_conditional_control_insts 0 # number of instructions that are conditional controls +system.cpu1.num_fp_alu_accesses 0 # Number of float alu accesses +system.cpu1.num_fp_insts 0 # number of float instructions +system.cpu1.num_fp_register_reads 0 # number of times the floating registers were read +system.cpu1.num_fp_register_writes 0 # number of times the floating registers were written +system.cpu1.num_func_calls 0 # number of times a function call or return occured +system.cpu1.num_idle_cycles 7886.574443 # Number of idle cycles system.cpu1.num_insts 167398 # Number of instructions executed -system.cpu1.num_refs 53394 # Number of memory references +system.cpu1.num_int_alu_accesses 109926 # Number of integer alu accesses +system.cpu1.num_int_insts 109926 # number of integer instructions +system.cpu1.num_int_register_reads 270038 # number of times the integer registers were read +system.cpu1.num_int_register_writes 100721 # number of times the integer registers were written +system.cpu1.num_load_insts 40652 # Number of load instructions +system.cpu1.num_mem_refs 53394 # number of memory refs +system.cpu1.num_store_insts 12742 # Number of store instructions system.cpu2.dcache.ReadReq_accesses 42354 # number of ReadReq accesses(hits+misses) system.cpu2.dcache.ReadReq_hits 42192 # number of ReadReq hits system.cpu2.dcache.ReadReq_miss_rate 0.003825 # miss rate for ReadReq accesses @@ -340,8 +372,24 @@ system.cpu2.icache.writebacks 0 # nu system.cpu2.idle_fraction 0.045871 # Percentage of idle cycles system.cpu2.not_idle_fraction 0.954129 # Percentage of non-idle cycles system.cpu2.numCycles 173308 # number of cpu cycles simulated +system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started +system.cpu2.num_busy_cycles 165358.198620 # Number of busy cycles +system.cpu2.num_conditional_control_insts 0 # number of instructions that are conditional controls +system.cpu2.num_fp_alu_accesses 0 # Number of float alu accesses +system.cpu2.num_fp_insts 0 # number of float instructions +system.cpu2.num_fp_register_reads 0 # number of times the floating registers were read +system.cpu2.num_fp_register_writes 0 # number of times the floating registers were written +system.cpu2.num_func_calls 0 # number of times a function call or return occured +system.cpu2.num_idle_cycles 7949.801380 # Number of idle cycles system.cpu2.num_insts 167334 # Number of instructions executed -system.cpu2.num_refs 58537 # Number of memory references +system.cpu2.num_int_alu_accesses 113333 # Number of integer alu accesses +system.cpu2.num_int_insts 113333 # number of integer instructions +system.cpu2.num_int_register_reads 290613 # number of times the integer registers were read +system.cpu2.num_int_register_writes 109308 # number of times the integer registers were written +system.cpu2.num_load_insts 42362 # Number of load instructions +system.cpu2.num_mem_refs 58537 # number of memory refs +system.cpu2.num_store_insts 16175 # Number of store instructions system.cpu3.dcache.ReadReq_accesses 41458 # number of ReadReq accesses(hits+misses) system.cpu3.dcache.ReadReq_hits 41299 # number of ReadReq hits system.cpu3.dcache.ReadReq_miss_rate 0.003835 # miss rate for ReadReq accesses @@ -451,8 +499,24 @@ system.cpu3.icache.writebacks 0 # nu system.cpu3.idle_fraction 0.046241 # Percentage of idle cycles system.cpu3.not_idle_fraction 0.953759 # Percentage of non-idle cycles system.cpu3.numCycles 173307 # number of cpu cycles simulated +system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started +system.cpu3.num_busy_cycles 165293.030003 # Number of busy cycles +system.cpu3.num_conditional_control_insts 0 # number of instructions that are conditional controls +system.cpu3.num_fp_alu_accesses 0 # Number of float alu accesses +system.cpu3.num_fp_insts 0 # number of float instructions +system.cpu3.num_fp_register_reads 0 # number of times the floating registers were read +system.cpu3.num_fp_register_writes 0 # number of times the floating registers were written +system.cpu3.num_func_calls 0 # number of times a function call or return occured +system.cpu3.num_idle_cycles 8013.969997 # Number of idle cycles system.cpu3.num_insts 167269 # Number of instructions executed -system.cpu3.num_refs 55900 # Number of memory references +system.cpu3.num_int_alu_accesses 111554 # Number of integer alu accesses +system.cpu3.num_int_insts 111554 # number of integer instructions +system.cpu3.num_int_register_reads 280060 # number of times the integer registers were read +system.cpu3.num_int_register_writes 104916 # number of times the integer registers were written +system.cpu3.num_load_insts 41466 # Number of load instructions +system.cpu3.num_mem_refs 55900 # number of memory refs +system.cpu3.num_store_insts 14434 # Number of store instructions system.l2c.ReadExReq_accesses::0 99 # number of ReadExReq accesses(hits+misses) system.l2c.ReadExReq_accesses::1 13 # number of ReadExReq accesses(hits+misses) system.l2c.ReadExReq_accesses::2 12 # number of ReadExReq accesses(hits+misses) diff --git a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/config.ini b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/config.ini index 276044213..8968b20fc 100644 --- a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/config.ini +++ b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/config.ini @@ -1,13 +1,22 @@ [root] type=Root children=system -dummy=0 +time_sync_enable=false +time_sync_period=100000000000 +time_sync_spin_threshold=100000000 [system] type=System children=cpu0 cpu1 cpu2 cpu3 l2c membus physmem toL2Bus mem_mode=timing physmem=system.physmem +work_begin_ckpt_count=0 +work_begin_cpu_id_exit=-1 +work_begin_exit_count=0 +work_cpus_ckpt_count=0 +work_end_ckpt_count=0 +work_end_exit_count=0 +work_item_id=-1 [system.cpu0] type=TimingSimpleCPU diff --git a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/simout b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/simout index cae225db3..14a3c411f 100755 --- a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/simout +++ b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/simout @@ -1,5 +1,3 @@ -Redirecting stdout to build/SPARC_SE/tests/opt/quick/40.m5threads-test-atomic/sparc/linux/simple-timing-mp/simout -Redirecting stderr to build/SPARC_SE/tests/opt/quick/40.m5threads-test-atomic/sparc/linux/simple-timing-mp/simerr M5 Simulator System Copyright (c) 2001-2008 @@ -7,11 +5,11 @@ The Regents of The University of Michigan All Rights Reserved -M5 compiled Aug 26 2010 13:03:41 -M5 revision 85cafc6ccb42 7662 default qtip tip sc-fail-fix -M5 started Aug 26 2010 13:03:45 -M5 executing on zizzer -command line: build/SPARC_SE/m5.opt -d build/SPARC_SE/tests/opt/quick/40.m5threads-test-atomic/sparc/linux/simple-timing-mp -re tests/run.py build/SPARC_SE/tests/opt/quick/40.m5threads-test-atomic/sparc/linux/simple-timing-mp +M5 compiled Feb 7 2011 02:13:30 +M5 revision 4b4b02c5553c 7929 default qtip reupdatestats.patch tip +M5 started Feb 7 2011 02:16:15 +M5 executing on burrito +command line: build/SPARC_SE/m5.fast -d build/SPARC_SE/tests/fast/quick/40.m5threads-test-atomic/sparc/linux/simple-timing-mp -re tests/run.py build/SPARC_SE/tests/fast/quick/40.m5threads-test-atomic/sparc/linux/simple-timing-mp Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... Init done diff --git a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/stats.txt b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/stats.txt index a2bed5a68..dff846f53 100644 --- a/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/stats.txt +++ b/tests/quick/40.m5threads-test-atomic/ref/sparc/linux/simple-timing-mp/stats.txt @@ -1,9 +1,9 @@ ---------- Begin Simulation Statistics ---------- -host_inst_rate 583465 # Simulator instruction rate (inst/s) -host_mem_usage 215700 # Number of bytes of host memory used -host_seconds 1.12 # Real time elapsed on the host -host_tick_rate 235218525 # Simulator tick rate (ticks/s) +host_inst_rate 414570 # Simulator instruction rate (inst/s) +host_mem_usage 231892 # Number of bytes of host memory used +host_seconds 1.57 # Real time elapsed on the host +host_tick_rate 167151874 # Simulator tick rate (ticks/s) sim_freq 1000000000000 # Frequency of simulated ticks sim_insts 650423 # Number of instructions simulated sim_seconds 0.000262 # Number of seconds simulated @@ -141,8 +141,24 @@ system.cpu0.icache.writebacks 0 # nu system.cpu0.idle_fraction 0 # Percentage of idle cycles system.cpu0.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu0.numCycles 524590 # number of cpu cycles simulated +system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started +system.cpu0.num_busy_cycles 524590 # Number of busy cycles +system.cpu0.num_conditional_control_insts 0 # number of instructions that are conditional controls +system.cpu0.num_fp_alu_accesses 0 # Number of float alu accesses +system.cpu0.num_fp_insts 0 # number of float instructions +system.cpu0.num_fp_register_reads 0 # number of times the floating registers were read +system.cpu0.num_fp_register_writes 0 # number of times the floating registers were written +system.cpu0.num_func_calls 0 # number of times a function call or return occured +system.cpu0.num_idle_cycles 0 # Number of idle cycles system.cpu0.num_insts 158353 # Number of instructions executed -system.cpu0.num_refs 73905 # Number of memory references +system.cpu0.num_int_alu_accesses 109064 # Number of integer alu accesses +system.cpu0.num_int_insts 109064 # number of integer instructions +system.cpu0.num_int_register_reads 315336 # number of times the integer registers were read +system.cpu0.num_int_register_writes 110671 # number of times the integer registers were written +system.cpu0.num_load_insts 48930 # Number of load instructions +system.cpu0.num_mem_refs 73905 # number of memory refs +system.cpu0.num_store_insts 24975 # Number of store instructions system.cpu0.workload.PROG:num_syscalls 89 # Number of system calls system.cpu1.dcache.ReadReq_accesses 38632 # number of ReadReq accesses(hits+misses) system.cpu1.dcache.ReadReq_avg_miss_latency 20316.666667 # average ReadReq miss latency @@ -279,8 +295,24 @@ system.cpu1.icache.writebacks 0 # nu system.cpu1.idle_fraction 0.130715 # Percentage of idle cycles system.cpu1.not_idle_fraction 0.869285 # Percentage of non-idle cycles system.cpu1.numCycles 513666 # number of cpu cycles simulated +system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started +system.cpu1.num_busy_cycles 446521.933500 # Number of busy cycles +system.cpu1.num_conditional_control_insts 0 # number of instructions that are conditional controls +system.cpu1.num_fp_alu_accesses 0 # Number of float alu accesses +system.cpu1.num_fp_insts 0 # number of float instructions +system.cpu1.num_fp_register_reads 0 # number of times the floating registers were read +system.cpu1.num_fp_register_writes 0 # number of times the floating registers were written +system.cpu1.num_func_calls 0 # number of times a function call or return occured +system.cpu1.num_idle_cycles 67144.066500 # Number of idle cycles system.cpu1.num_insts 168364 # Number of instructions executed -system.cpu1.num_refs 46919 # Number of memory references +system.cpu1.num_int_alu_accesses 105930 # Number of integer alu accesses +system.cpu1.num_int_insts 105930 # number of integer instructions +system.cpu1.num_int_register_reads 244134 # number of times the integer registers were read +system.cpu1.num_int_register_writes 89763 # number of times the integer registers were written +system.cpu1.num_load_insts 38640 # Number of load instructions +system.cpu1.num_mem_refs 46919 # number of memory refs +system.cpu1.num_store_insts 8279 # Number of store instructions system.cpu2.dcache.ReadReq_accesses 40867 # number of ReadReq accesses(hits+misses) system.cpu2.dcache.ReadReq_avg_miss_latency 15941.935484 # average ReadReq miss latency system.cpu2.dcache.ReadReq_avg_mshr_miss_latency 12941.935484 # average ReadReq mshr miss latency @@ -416,8 +448,24 @@ system.cpu2.icache.writebacks 0 # nu system.cpu2.idle_fraction 0.131215 # Percentage of idle cycles system.cpu2.not_idle_fraction 0.868785 # Percentage of non-idle cycles system.cpu2.numCycles 513662 # number of cpu cycles simulated +system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started +system.cpu2.num_busy_cycles 446261.914218 # Number of busy cycles +system.cpu2.num_conditional_control_insts 0 # number of instructions that are conditional controls +system.cpu2.num_fp_alu_accesses 0 # Number of float alu accesses +system.cpu2.num_fp_insts 0 # number of float instructions +system.cpu2.num_fp_register_reads 0 # number of times the floating registers were read +system.cpu2.num_fp_register_writes 0 # number of times the floating registers were written +system.cpu2.num_func_calls 0 # number of times a function call or return occured +system.cpu2.num_idle_cycles 67400.085782 # Number of idle cycles system.cpu2.num_insts 161536 # Number of instructions executed -system.cpu2.num_refs 56961 # Number of memory references +system.cpu2.num_int_alu_accesses 110351 # Number of integer alu accesses +system.cpu2.num_int_insts 110351 # number of integer instructions +system.cpu2.num_int_register_reads 284309 # number of times the integer registers were read +system.cpu2.num_int_register_writes 107647 # number of times the integer registers were written +system.cpu2.num_load_insts 40875 # Number of load instructions +system.cpu2.num_mem_refs 56961 # number of memory refs +system.cpu2.num_store_insts 16086 # Number of store instructions system.cpu3.dcache.ReadReq_accesses 40736 # number of ReadReq accesses(hits+misses) system.cpu3.dcache.ReadReq_avg_miss_latency 16115.384615 # average ReadReq miss latency system.cpu3.dcache.ReadReq_avg_mshr_miss_latency 13115.384615 # average ReadReq mshr miss latency @@ -553,8 +601,24 @@ system.cpu3.icache.writebacks 0 # nu system.cpu3.idle_fraction 0.131691 # Percentage of idle cycles system.cpu3.not_idle_fraction 0.868309 # Percentage of non-idle cycles system.cpu3.numCycles 513670 # number of cpu cycles simulated +system.cpu3.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu3.numWorkItemsStarted 0 # number of work items this cpu started +system.cpu3.num_busy_cycles 446024.068564 # Number of busy cycles +system.cpu3.num_conditional_control_insts 0 # number of instructions that are conditional controls +system.cpu3.num_fp_alu_accesses 0 # Number of float alu accesses +system.cpu3.num_fp_insts 0 # number of float instructions +system.cpu3.num_fp_register_reads 0 # number of times the floating registers were read +system.cpu3.num_fp_register_writes 0 # number of times the floating registers were written +system.cpu3.num_func_calls 0 # number of times a function call or return occured +system.cpu3.num_idle_cycles 67645.931436 # Number of idle cycles system.cpu3.num_insts 162170 # Number of instructions executed -system.cpu3.num_refs 56264 # Number of memory references +system.cpu3.num_int_alu_accesses 110096 # Number of integer alu accesses +system.cpu3.num_int_insts 110096 # number of integer instructions +system.cpu3.num_int_register_reads 281520 # number of times the integer registers were read +system.cpu3.num_int_register_writes 106379 # number of times the integer registers were written +system.cpu3.num_load_insts 40744 # Number of load instructions +system.cpu3.num_mem_refs 56264 # number of memory refs +system.cpu3.num_store_insts 15520 # Number of store instructions system.l2c.ReadExReq_accesses::0 99 # number of ReadExReq accesses(hits+misses) system.l2c.ReadExReq_accesses::1 13 # number of ReadExReq accesses(hits+misses) system.l2c.ReadExReq_accesses::2 12 # number of ReadExReq accesses(hits+misses) |