summaryrefslogtreecommitdiff
path: root/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt')
-rw-r--r--tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt42
1 files changed, 21 insertions, 21 deletions
diff --git a/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt b/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt
index 51ed81ea8..b7a70d7a6 100644
--- a/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt
+++ b/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt
@@ -1,34 +1,34 @@
---------- Begin Simulation Statistics ----------
-host_mem_usage 358708 # Number of bytes of host memory used
-host_seconds 778.15 # Real time elapsed on the host
-host_tick_rate 49999 # Simulator tick rate (ticks/s)
+sim_seconds 0.019401 # Number of seconds simulated
+sim_ticks 19400856 # Number of ticks simulated
sim_freq 1000000000 # Frequency of simulated ticks
-sim_seconds 0.038906 # Number of seconds simulated
-sim_ticks 38906196 # Number of ticks simulated
+host_tick_rate 55434 # Simulator tick rate (ticks/s)
+host_mem_usage 359424 # Number of bytes of host memory used
+host_seconds 349.98 # Real time elapsed on the host
+system.cpu0.num_reads 98844 # number of read accesses completed
+system.cpu0.num_writes 53478 # number of write accesses completed
system.cpu0.num_copies 0 # number of copy accesses completed
-system.cpu0.num_reads 99780 # number of read accesses completed
-system.cpu0.num_writes 53840 # number of write accesses completed
+system.cpu1.num_reads 98643 # number of read accesses completed
+system.cpu1.num_writes 52679 # number of write accesses completed
system.cpu1.num_copies 0 # number of copy accesses completed
-system.cpu1.num_reads 99496 # number of read accesses completed
-system.cpu1.num_writes 53772 # number of write accesses completed
+system.cpu2.num_reads 99369 # number of read accesses completed
+system.cpu2.num_writes 53574 # number of write accesses completed
system.cpu2.num_copies 0 # number of copy accesses completed
-system.cpu2.num_reads 99777 # number of read accesses completed
-system.cpu2.num_writes 53680 # number of write accesses completed
+system.cpu3.num_reads 97889 # number of read accesses completed
+system.cpu3.num_writes 52711 # number of write accesses completed
system.cpu3.num_copies 0 # number of copy accesses completed
-system.cpu3.num_reads 100000 # number of read accesses completed
-system.cpu3.num_writes 53475 # number of write accesses completed
+system.cpu4.num_reads 100000 # number of read accesses completed
+system.cpu4.num_writes 53558 # number of write accesses completed
system.cpu4.num_copies 0 # number of copy accesses completed
-system.cpu4.num_reads 99286 # number of read accesses completed
-system.cpu4.num_writes 53457 # number of write accesses completed
+system.cpu5.num_reads 98762 # number of read accesses completed
+system.cpu5.num_writes 53328 # number of write accesses completed
system.cpu5.num_copies 0 # number of copy accesses completed
-system.cpu5.num_reads 99290 # number of read accesses completed
-system.cpu5.num_writes 53647 # number of write accesses completed
+system.cpu6.num_reads 99308 # number of read accesses completed
+system.cpu6.num_writes 53445 # number of write accesses completed
system.cpu6.num_copies 0 # number of copy accesses completed
-system.cpu6.num_reads 99687 # number of read accesses completed
-system.cpu6.num_writes 53645 # number of write accesses completed
+system.cpu7.num_reads 99141 # number of read accesses completed
+system.cpu7.num_writes 53490 # number of write accesses completed
system.cpu7.num_copies 0 # number of copy accesses completed
-system.cpu7.num_reads 99914 # number of read accesses completed
-system.cpu7.num_writes 53699 # number of write accesses completed
---------- End Simulation Statistics ----------