summaryrefslogtreecommitdiff
path: root/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt')
-rw-r--r--tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt42
1 files changed, 21 insertions, 21 deletions
diff --git a/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt b/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt
index b18cfb37f..91d2150b0 100644
--- a/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt
+++ b/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby-MOESI_CMP_directory/stats.txt
@@ -1,34 +1,34 @@
---------- Begin Simulation Statistics ----------
-host_mem_usage 341856 # Number of bytes of host memory used
-host_seconds 29.56 # Real time elapsed on the host
-host_tick_rate 114257 # Simulator tick rate (ticks/s)
+host_mem_usage 346548 # Number of bytes of host memory used
+host_seconds 491.59 # Real time elapsed on the host
+host_tick_rate 79210 # Simulator tick rate (ticks/s)
sim_freq 1000000000 # Frequency of simulated ticks
-sim_seconds 0.003377 # Number of seconds simulated
-sim_ticks 3377485 # Number of ticks simulated
+sim_seconds 0.038939 # Number of seconds simulated
+sim_ticks 38939096 # Number of ticks simulated
system.cpu0.num_copies 0 # number of copy accesses completed
-system.cpu0.num_reads 99116 # number of read accesses completed
-system.cpu0.num_writes 53019 # number of write accesses completed
+system.cpu0.num_reads 99650 # number of read accesses completed
+system.cpu0.num_writes 53465 # number of write accesses completed
system.cpu1.num_copies 0 # number of copy accesses completed
-system.cpu1.num_reads 99151 # number of read accesses completed
-system.cpu1.num_writes 53486 # number of write accesses completed
+system.cpu1.num_reads 99886 # number of read accesses completed
+system.cpu1.num_writes 53908 # number of write accesses completed
system.cpu2.num_copies 0 # number of copy accesses completed
-system.cpu2.num_reads 100000 # number of read accesses completed
-system.cpu2.num_writes 53183 # number of write accesses completed
+system.cpu2.num_reads 99727 # number of read accesses completed
+system.cpu2.num_writes 53685 # number of write accesses completed
system.cpu3.num_copies 0 # number of copy accesses completed
-system.cpu3.num_reads 99632 # number of read accesses completed
-system.cpu3.num_writes 54001 # number of write accesses completed
+system.cpu3.num_reads 99743 # number of read accesses completed
+system.cpu3.num_writes 53374 # number of write accesses completed
system.cpu4.num_copies 0 # number of copy accesses completed
-system.cpu4.num_reads 99186 # number of read accesses completed
-system.cpu4.num_writes 53590 # number of write accesses completed
+system.cpu4.num_reads 99344 # number of read accesses completed
+system.cpu4.num_writes 53842 # number of write accesses completed
system.cpu5.num_copies 0 # number of copy accesses completed
-system.cpu5.num_reads 98345 # number of read accesses completed
-system.cpu5.num_writes 53268 # number of write accesses completed
+system.cpu5.num_reads 99988 # number of read accesses completed
+system.cpu5.num_writes 53434 # number of write accesses completed
system.cpu6.num_copies 0 # number of copy accesses completed
-system.cpu6.num_reads 99155 # number of read accesses completed
-system.cpu6.num_writes 53749 # number of write accesses completed
+system.cpu6.num_reads 100000 # number of read accesses completed
+system.cpu6.num_writes 54115 # number of write accesses completed
system.cpu7.num_copies 0 # number of copy accesses completed
-system.cpu7.num_reads 99644 # number of read accesses completed
-system.cpu7.num_writes 53528 # number of write accesses completed
+system.cpu7.num_reads 99701 # number of read accesses completed
+system.cpu7.num_writes 53854 # number of write accesses completed
---------- End Simulation Statistics ----------