summaryrefslogtreecommitdiff
path: root/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt')
-rw-r--r--tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt40
1 files changed, 20 insertions, 20 deletions
diff --git a/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt b/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt
index 060ced5b9..b2eef7422 100644
--- a/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt
+++ b/tests/quick/50.memtest/ref/alpha/linux/memtest-ruby/stats.txt
@@ -1,34 +1,34 @@
---------- Begin Simulation Statistics ----------
-host_mem_usage 1538632 # Number of bytes of host memory used
-host_seconds 2021.99 # Real time elapsed on the host
-host_tick_rate 15737 # Simulator tick rate (ticks/s)
+host_mem_usage 1538656 # Number of bytes of host memory used
+host_seconds 2552.36 # Real time elapsed on the host
+host_tick_rate 12465 # Simulator tick rate (ticks/s)
sim_freq 1000000000000 # Frequency of simulated ticks
sim_seconds 0.000032 # Number of seconds simulated
-sim_ticks 31820150 # Number of ticks simulated
+sim_ticks 31814464 # Number of ticks simulated
system.cpu0.num_copies 0 # number of copy accesses completed
-system.cpu0.num_reads 99856 # number of read accesses completed
-system.cpu0.num_writes 53852 # number of write accesses completed
+system.cpu0.num_reads 99342 # number of read accesses completed
+system.cpu0.num_writes 53699 # number of write accesses completed
system.cpu1.num_copies 0 # number of copy accesses completed
-system.cpu1.num_reads 99692 # number of read accesses completed
-system.cpu1.num_writes 53561 # number of write accesses completed
+system.cpu1.num_reads 99812 # number of read accesses completed
+system.cpu1.num_writes 53757 # number of write accesses completed
system.cpu2.num_copies 0 # number of copy accesses completed
-system.cpu2.num_reads 99805 # number of read accesses completed
-system.cpu2.num_writes 53565 # number of write accesses completed
+system.cpu2.num_reads 99597 # number of read accesses completed
+system.cpu2.num_writes 53671 # number of write accesses completed
system.cpu3.num_copies 0 # number of copy accesses completed
-system.cpu3.num_reads 100000 # number of read accesses completed
-system.cpu3.num_writes 53663 # number of write accesses completed
+system.cpu3.num_reads 99365 # number of read accesses completed
+system.cpu3.num_writes 53444 # number of write accesses completed
system.cpu4.num_copies 0 # number of copy accesses completed
-system.cpu4.num_reads 99420 # number of read accesses completed
-system.cpu4.num_writes 53889 # number of write accesses completed
+system.cpu4.num_reads 99713 # number of read accesses completed
+system.cpu4.num_writes 54044 # number of write accesses completed
system.cpu5.num_copies 0 # number of copy accesses completed
-system.cpu5.num_reads 99788 # number of read accesses completed
-system.cpu5.num_writes 53529 # number of write accesses completed
+system.cpu5.num_reads 99943 # number of read accesses completed
+system.cpu5.num_writes 53789 # number of write accesses completed
system.cpu6.num_copies 0 # number of copy accesses completed
-system.cpu6.num_reads 99210 # number of read accesses completed
-system.cpu6.num_writes 53902 # number of write accesses completed
+system.cpu6.num_reads 99307 # number of read accesses completed
+system.cpu6.num_writes 53603 # number of write accesses completed
system.cpu7.num_copies 0 # number of copy accesses completed
-system.cpu7.num_reads 99182 # number of read accesses completed
-system.cpu7.num_writes 54075 # number of write accesses completed
+system.cpu7.num_reads 100000 # number of read accesses completed
+system.cpu7.num_writes 53881 # number of write accesses completed
---------- End Simulation Statistics ----------