summaryrefslogtreecommitdiff
path: root/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt')
-rw-r--r--tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt18
1 files changed, 11 insertions, 7 deletions
diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt
index ac4b28ba6..5eba6ea99 100644
--- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 1.829332 # Nu
sim_ticks 1829332003500 # Number of ticks simulated
final_tick 1829332003500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 1751464 # Simulator instruction rate (inst/s)
-host_op_rate 1751464 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 53365900898 # Simulator tick rate (ticks/s)
-host_mem_usage 334408 # Number of bytes of host memory used
-host_seconds 34.28 # Real time elapsed on the host
+host_inst_rate 2980615 # Simulator instruction rate (inst/s)
+host_op_rate 2980613 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 90817249233 # Simulator tick rate (ticks/s)
+host_mem_usage 334036 # Number of bytes of host memory used
+host_seconds 20.14 # Real time elapsed on the host
sim_insts 60038469 # Number of instructions simulated
sim_ops 60038469 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -202,7 +202,9 @@ system.cpu.op_class::FloatAdd 38087 0.06% 71.18% # Cl
system.cpu.op_class::FloatCmp 0 0.00% 71.18% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 71.18% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 71.18% # Class of executed instruction
+system.cpu.op_class::FloatMultAcc 0 0.00% 71.18% # Class of executed instruction
system.cpu.op_class::FloatDiv 3636 0.01% 71.19% # Class of executed instruction
+system.cpu.op_class::FloatMisc 0 0.00% 71.19% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 71.19% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 71.19% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 71.19% # Class of executed instruction
@@ -224,8 +226,10 @@ system.cpu.op_class::SimdFloatMisc 0 0.00% 71.19% # Cl
system.cpu.op_class::SimdFloatMult 0 0.00% 71.19% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 71.19% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 71.19% # Class of executed instruction
-system.cpu.op_class::MemRead 9975077 16.61% 87.80% # Class of executed instruction
-system.cpu.op_class::MemWrite 6374115 10.61% 98.42% # Class of executed instruction
+system.cpu.op_class::MemRead 9830448 16.37% 87.56% # Class of executed instruction
+system.cpu.op_class::MemWrite 6236007 10.38% 97.95% # Class of executed instruction
+system.cpu.op_class::FloatMemRead 144629 0.24% 98.19% # Class of executed instruction
+system.cpu.op_class::FloatMemWrite 138108 0.23% 98.42% # Class of executed instruction
system.cpu.op_class::IprAccess 951209 1.58% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 60050307 # Class of executed instruction