diff options
Diffstat (limited to 'tests/quick/fs/10.linux-boot/ref/alpha')
4 files changed, 2093 insertions, 1461 deletions
diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt index b9451bcf6..0cbad844c 100644 --- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic-dual/stats.txt @@ -4,11 +4,11 @@ sim_seconds 1.870325 # Nu sim_ticks 1870325497500 # Number of ticks simulated final_tick 1870325497500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 2529303 # Simulator instruction rate (inst/s) -host_op_rate 2529302 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 74909435310 # Simulator tick rate (ticks/s) -host_mem_usage 298360 # Number of bytes of host memory used -host_seconds 24.97 # Real time elapsed on the host +host_inst_rate 1528286 # Simulator instruction rate (inst/s) +host_op_rate 1528286 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 45262701867 # Simulator tick rate (ticks/s) +host_mem_usage 296828 # Number of bytes of host memory used +host_seconds 41.32 # Real time elapsed on the host sim_insts 63151114 # Number of instructions simulated sim_ops 63151114 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu0.inst 760896 # Number of bytes read from this memory @@ -48,16 +48,174 @@ system.physmem.bw_total::tsunami.ide 1416652 # To system.physmem.bw_total::cpu1.inst 59438 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu1.data 364531 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::total 42090265 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 0 # Total number of read requests seen +system.physmem.writeReqs 0 # Total number of write requests seen +system.physmem.cpureqs 0 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 0 # Total number of bytes read from memory +system.physmem.bytesWritten 0 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 0 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 0 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis +system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry +system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry +system.physmem.totGap 0 # Total gap between requests +system.physmem.readPktSize::0 0 # Categorize read packet sizes +system.physmem.readPktSize::1 0 # Categorize read packet sizes +system.physmem.readPktSize::2 0 # Categorize read packet sizes +system.physmem.readPktSize::3 0 # Categorize read packet sizes +system.physmem.readPktSize::4 0 # Categorize read packet sizes +system.physmem.readPktSize::5 0 # Categorize read packet sizes +system.physmem.readPktSize::6 0 # Categorize read packet sizes +system.physmem.readPktSize::7 0 # Categorize read packet sizes +system.physmem.readPktSize::8 0 # Categorize read packet sizes +system.physmem.writePktSize::0 0 # categorize write packet sizes +system.physmem.writePktSize::1 0 # categorize write packet sizes +system.physmem.writePktSize::2 0 # categorize write packet sizes +system.physmem.writePktSize::3 0 # categorize write packet sizes +system.physmem.writePktSize::4 0 # categorize write packet sizes +system.physmem.writePktSize::5 0 # categorize write packet sizes +system.physmem.writePktSize::6 0 # categorize write packet sizes +system.physmem.writePktSize::7 0 # categorize write packet sizes +system.physmem.writePktSize::8 0 # categorize write packet sizes +system.physmem.neitherpktsize::0 0 # categorize neither packet sizes +system.physmem.neitherpktsize::1 0 # categorize neither packet sizes +system.physmem.neitherpktsize::2 0 # categorize neither packet sizes +system.physmem.neitherpktsize::3 0 # categorize neither packet sizes +system.physmem.neitherpktsize::4 0 # categorize neither packet sizes +system.physmem.neitherpktsize::5 0 # categorize neither packet sizes +system.physmem.neitherpktsize::6 0 # categorize neither packet sizes +system.physmem.neitherpktsize::7 0 # categorize neither packet sizes +system.physmem.neitherpktsize::8 0 # categorize neither packet sizes +system.physmem.rdQLenPdf::0 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see +system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.totQLat 0 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 0 # Sum of mem lat for all requests +system.physmem.totBusLat 0 # Total cycles spent in databus access +system.physmem.totBankLat 0 # Total cycles spent in bank access +system.physmem.avgQLat nan # Average queueing delay per request +system.physmem.avgBankLat nan # Average bank access latency per request +system.physmem.avgBusLat nan # Average bus latency per request +system.physmem.avgMemAccLat nan # Average memory access latency +system.physmem.avgRdBW 0.00 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 0.00 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s +system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 0.00 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.00 # Average read queue length over time +system.physmem.avgWrQLen 0.00 # Average write queue length over time +system.physmem.readRowHits 0 # Number of row buffer hits during reads +system.physmem.writeRowHits 0 # Number of row buffer hits during writes +system.physmem.readRowHitRate nan # Row buffer hit rate for reads +system.physmem.writeRowHitRate nan # Row buffer hit rate for writes +system.physmem.avgGap nan # Average gap between requests system.l2c.replacements 1000406 # number of replacements -system.l2c.tagsinuse 65381.817479 # Cycle average of tags in use -system.l2c.total_refs 2465974 # Total number of references to valid blocks. +system.l2c.tagsinuse 65381.817483 # Cycle average of tags in use +system.l2c.total_refs 2465980 # Total number of references to valid blocks. system.l2c.sampled_refs 1065550 # Sample count of references to valid blocks. -system.l2c.avg_refs 2.314273 # Average number of references to valid blocks. +system.l2c.avg_refs 2.314279 # Average number of references to valid blocks. system.l2c.warmup_cycle 838081000 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 56158.126687 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 4894.240577 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 4135.004263 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 174.436812 # Average occupied blocks per requestor +system.l2c.occ_blocks::writebacks 56158.126694 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 4894.240575 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 4135.004261 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 174.436811 # Average occupied blocks per requestor system.l2c.occ_blocks::cpu1.data 20.009142 # Average occupied blocks per requestor system.l2c.occ_percent::writebacks 0.856905 # Average percentage of cache occupancy system.l2c.occ_percent::cpu0.inst 0.074680 # Average percentage of cache occupancy @@ -66,10 +224,10 @@ system.l2c.occ_percent::cpu1.inst 0.002662 # Av system.l2c.occ_percent::cpu1.data 0.000305 # Average percentage of cache occupancy system.l2c.occ_percent::total 0.997647 # Average percentage of cache occupancy system.l2c.ReadReq_hits::cpu0.inst 872724 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 763058 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 763064 # number of ReadReq hits system.l2c.ReadReq_hits::cpu1.inst 102911 # number of ReadReq hits system.l2c.ReadReq_hits::cpu1.data 36889 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1775582 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1775588 # number of ReadReq hits system.l2c.Writeback_hits::writebacks 816811 # number of Writeback hits system.l2c.Writeback_hits::total 816811 # number of Writeback hits system.l2c.UpgradeReq_hits::cpu0.data 138 # number of UpgradeReq hits @@ -82,15 +240,15 @@ system.l2c.ReadExReq_hits::cpu0.data 166434 # nu system.l2c.ReadExReq_hits::cpu1.data 14300 # number of ReadExReq hits system.l2c.ReadExReq_hits::total 180734 # number of ReadExReq hits system.l2c.demand_hits::cpu0.inst 872724 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 929492 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 929498 # number of demand (read+write) hits system.l2c.demand_hits::cpu1.inst 102911 # number of demand (read+write) hits system.l2c.demand_hits::cpu1.data 51189 # number of demand (read+write) hits -system.l2c.demand_hits::total 1956316 # number of demand (read+write) hits +system.l2c.demand_hits::total 1956322 # number of demand (read+write) hits system.l2c.overall_hits::cpu0.inst 872724 # number of overall hits -system.l2c.overall_hits::cpu0.data 929492 # number of overall hits +system.l2c.overall_hits::cpu0.data 929498 # number of overall hits system.l2c.overall_hits::cpu1.inst 102911 # number of overall hits system.l2c.overall_hits::cpu1.data 51189 # number of overall hits -system.l2c.overall_hits::total 1956316 # number of overall hits +system.l2c.overall_hits::total 1956322 # number of overall hits system.l2c.ReadReq_misses::cpu0.inst 11889 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.data 926770 # number of ReadReq misses system.l2c.ReadReq_misses::cpu1.inst 1737 # number of ReadReq misses @@ -116,10 +274,10 @@ system.l2c.overall_misses::cpu1.inst 1737 # nu system.l2c.overall_misses::cpu1.data 10780 # number of overall misses system.l2c.overall_misses::total 1066458 # number of overall misses system.l2c.ReadReq_accesses::cpu0.inst 884613 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 1689828 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 1689834 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu1.inst 104648 # number of ReadReq accesses(hits+misses) system.l2c.ReadReq_accesses::cpu1.data 37807 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 2716896 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 2716902 # number of ReadReq accesses(hits+misses) system.l2c.Writeback_accesses::writebacks 816811 # number of Writeback accesses(hits+misses) system.l2c.Writeback_accesses::total 816811 # number of Writeback accesses(hits+misses) system.l2c.UpgradeReq_accesses::cpu0.data 2579 # number of UpgradeReq accesses(hits+misses) @@ -132,20 +290,20 @@ system.l2c.ReadExReq_accesses::cpu0.data 281716 # nu system.l2c.ReadExReq_accesses::cpu1.data 24162 # number of ReadExReq accesses(hits+misses) system.l2c.ReadExReq_accesses::total 305878 # number of ReadExReq accesses(hits+misses) system.l2c.demand_accesses::cpu0.inst 884613 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 1971544 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 1971550 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu1.inst 104648 # number of demand (read+write) accesses system.l2c.demand_accesses::cpu1.data 61969 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 3022774 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 3022780 # number of demand (read+write) accesses system.l2c.overall_accesses::cpu0.inst 884613 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 1971544 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 1971550 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu1.inst 104648 # number of overall (read+write) accesses system.l2c.overall_accesses::cpu1.data 61969 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 3022774 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 3022780 # number of overall (read+write) accesses system.l2c.ReadReq_miss_rate::cpu0.inst 0.013440 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.548440 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.548438 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu1.inst 0.016599 # miss rate for ReadReq accesses system.l2c.ReadReq_miss_rate::cpu1.data 0.024281 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.346467 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.346466 # miss rate for ReadReq accesses system.l2c.UpgradeReq_miss_rate::cpu0.data 0.946491 # miss rate for UpgradeReq accesses system.l2c.UpgradeReq_miss_rate::cpu1.data 0.939542 # miss rate for UpgradeReq accesses system.l2c.UpgradeReq_miss_rate::total 0.945158 # miss rate for UpgradeReq accesses @@ -156,15 +314,15 @@ system.l2c.ReadExReq_miss_rate::cpu0.data 0.409214 # m system.l2c.ReadExReq_miss_rate::cpu1.data 0.408162 # miss rate for ReadExReq accesses system.l2c.ReadExReq_miss_rate::total 0.409130 # miss rate for ReadExReq accesses system.l2c.demand_miss_rate::cpu0.inst 0.013440 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.528546 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.528545 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu1.inst 0.016599 # miss rate for demand accesses system.l2c.demand_miss_rate::cpu1.data 0.173958 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.352808 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.352807 # miss rate for demand accesses system.l2c.overall_miss_rate::cpu0.inst 0.013440 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.528546 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.528545 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu1.inst 0.016599 # miss rate for overall accesses system.l2c.overall_miss_rate::cpu1.data 0.173958 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.352808 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.352807 # miss rate for overall accesses system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -282,8 +440,8 @@ system.cpu0.num_fp_register_writes 150767 # nu system.cpu0.num_mem_refs 15124548 # number of memory refs system.cpu0.num_load_insts 9178366 # Number of load instructions system.cpu0.num_store_insts 5946182 # Number of store instructions -system.cpu0.num_idle_cycles 3683454679.572560 # Number of idle cycles -system.cpu0.num_busy_cycles 57196203.427440 # Number of busy cycles +system.cpu0.num_idle_cycles 3683454681.836560 # Number of idle cycles +system.cpu0.num_busy_cycles 57196201.163440 # Number of busy cycles system.cpu0.not_idle_fraction 0.015290 # Percentage of non-idle cycles system.cpu0.idle_fraction 0.984710 # Percentage of idle cycles system.cpu0.kern.inst.arm 0 # number of arm instructions executed @@ -449,39 +607,39 @@ system.cpu0.icache.avg_blocked_cycles::no_targets nan system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 1978242 # number of replacements +system.cpu0.dcache.replacements 1978248 # number of replacements system.cpu0.dcache.tagsinuse 507.129590 # Cycle average of tags in use -system.cpu0.dcache.total_refs 13113201 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 1978754 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 6.626999 # Average number of references to valid blocks. +system.cpu0.dcache.total_refs 13113195 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 1978760 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 6.626976 # Average number of references to valid blocks. system.cpu0.dcache.warmup_cycle 10840000 # Cycle when the warmup percentage was hit. system.cpu0.dcache.occ_blocks::cpu0.data 507.129590 # Average occupied blocks per requestor system.cpu0.dcache.occ_percent::cpu0.data 0.990487 # Average percentage of cache occupancy system.cpu0.dcache.occ_percent::total 0.990487 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 7292600 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 7292600 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu0.data 7292594 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 7292594 # number of ReadReq hits system.cpu0.dcache.WriteReq_hits::cpu0.data 5457787 # number of WriteReq hits system.cpu0.dcache.WriteReq_hits::total 5457787 # number of WriteReq hits system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 171977 # number of LoadLockedReq hits system.cpu0.dcache.LoadLockedReq_hits::total 171977 # number of LoadLockedReq hits system.cpu0.dcache.StoreCondReq_hits::cpu0.data 186443 # number of StoreCondReq hits system.cpu0.dcache.StoreCondReq_hits::total 186443 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 12750387 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 12750387 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 12750387 # number of overall hits -system.cpu0.dcache.overall_hits::total 12750387 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 1683130 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 1683130 # number of ReadReq misses +system.cpu0.dcache.demand_hits::cpu0.data 12750381 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 12750381 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 12750381 # number of overall hits +system.cpu0.dcache.overall_hits::total 12750381 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 1683136 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 1683136 # number of ReadReq misses system.cpu0.dcache.WriteReq_misses::cpu0.data 285798 # number of WriteReq misses system.cpu0.dcache.WriteReq_misses::total 285798 # number of WriteReq misses system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 16152 # number of LoadLockedReq misses system.cpu0.dcache.LoadLockedReq_misses::total 16152 # number of LoadLockedReq misses system.cpu0.dcache.StoreCondReq_misses::cpu0.data 726 # number of StoreCondReq misses system.cpu0.dcache.StoreCondReq_misses::total 726 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 1968928 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1968928 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 1968928 # number of overall misses -system.cpu0.dcache.overall_misses::total 1968928 # number of overall misses +system.cpu0.dcache.demand_misses::cpu0.data 1968934 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 1968934 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 1968934 # number of overall misses +system.cpu0.dcache.overall_misses::total 1968934 # number of overall misses system.cpu0.dcache.ReadReq_accesses::cpu0.data 8975730 # number of ReadReq accesses(hits+misses) system.cpu0.dcache.ReadReq_accesses::total 8975730 # number of ReadReq accesses(hits+misses) system.cpu0.dcache.WriteReq_accesses::cpu0.data 5743585 # number of WriteReq accesses(hits+misses) @@ -494,8 +652,8 @@ system.cpu0.dcache.demand_accesses::cpu0.data 14719315 system.cpu0.dcache.demand_accesses::total 14719315 # number of demand (read+write) accesses system.cpu0.dcache.overall_accesses::cpu0.data 14719315 # number of overall (read+write) accesses system.cpu0.dcache.overall_accesses::total 14719315 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.187520 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.187520 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.187521 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.187521 # miss rate for ReadReq accesses system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.049760 # miss rate for WriteReq accesses system.cpu0.dcache.WriteReq_miss_rate::total 0.049760 # miss rate for WriteReq accesses system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.085856 # miss rate for LoadLockedReq accesses diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt index cf5c30619..99b74717c 100644 --- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-atomic/stats.txt @@ -4,11 +4,11 @@ sim_seconds 1.829331 # Nu sim_ticks 1829330593000 # Number of ticks simulated final_tick 1829330593000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 2569577 # Simulator instruction rate (inst/s) -host_op_rate 2569575 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 78294086451 # Simulator tick rate (ticks/s) -host_mem_usage 295292 # Number of bytes of host memory used -host_seconds 23.37 # Real time elapsed on the host +host_inst_rate 1577718 # Simulator instruction rate (inst/s) +host_op_rate 1577717 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 48072530632 # Simulator tick rate (ticks/s) +host_mem_usage 294780 # Number of bytes of host memory used +host_seconds 38.05 # Real time elapsed on the host sim_insts 60037737 # Number of instructions simulated sim_ops 60037737 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 857856 # Number of bytes read from this memory @@ -38,6 +38,164 @@ system.physmem.bw_total::cpu.inst 468945 # To system.physmem.bw_total::cpu.data 36537571 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::tsunami.ide 1449868 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::total 42507667 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 0 # Total number of read requests seen +system.physmem.writeReqs 0 # Total number of write requests seen +system.physmem.cpureqs 0 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 0 # Total number of bytes read from memory +system.physmem.bytesWritten 0 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 0 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 0 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis +system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry +system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry +system.physmem.totGap 0 # Total gap between requests +system.physmem.readPktSize::0 0 # Categorize read packet sizes +system.physmem.readPktSize::1 0 # Categorize read packet sizes +system.physmem.readPktSize::2 0 # Categorize read packet sizes +system.physmem.readPktSize::3 0 # Categorize read packet sizes +system.physmem.readPktSize::4 0 # Categorize read packet sizes +system.physmem.readPktSize::5 0 # Categorize read packet sizes +system.physmem.readPktSize::6 0 # Categorize read packet sizes +system.physmem.readPktSize::7 0 # Categorize read packet sizes +system.physmem.readPktSize::8 0 # Categorize read packet sizes +system.physmem.writePktSize::0 0 # categorize write packet sizes +system.physmem.writePktSize::1 0 # categorize write packet sizes +system.physmem.writePktSize::2 0 # categorize write packet sizes +system.physmem.writePktSize::3 0 # categorize write packet sizes +system.physmem.writePktSize::4 0 # categorize write packet sizes +system.physmem.writePktSize::5 0 # categorize write packet sizes +system.physmem.writePktSize::6 0 # categorize write packet sizes +system.physmem.writePktSize::7 0 # categorize write packet sizes +system.physmem.writePktSize::8 0 # categorize write packet sizes +system.physmem.neitherpktsize::0 0 # categorize neither packet sizes +system.physmem.neitherpktsize::1 0 # categorize neither packet sizes +system.physmem.neitherpktsize::2 0 # categorize neither packet sizes +system.physmem.neitherpktsize::3 0 # categorize neither packet sizes +system.physmem.neitherpktsize::4 0 # categorize neither packet sizes +system.physmem.neitherpktsize::5 0 # categorize neither packet sizes +system.physmem.neitherpktsize::6 0 # categorize neither packet sizes +system.physmem.neitherpktsize::7 0 # categorize neither packet sizes +system.physmem.neitherpktsize::8 0 # categorize neither packet sizes +system.physmem.rdQLenPdf::0 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see +system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.totQLat 0 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 0 # Sum of mem lat for all requests +system.physmem.totBusLat 0 # Total cycles spent in databus access +system.physmem.totBankLat 0 # Total cycles spent in bank access +system.physmem.avgQLat nan # Average queueing delay per request +system.physmem.avgBankLat nan # Average bank access latency per request +system.physmem.avgBusLat nan # Average bus latency per request +system.physmem.avgMemAccLat nan # Average memory access latency +system.physmem.avgRdBW 0.00 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 0.00 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s +system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 0.00 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.00 # Average read queue length over time +system.physmem.avgWrQLen 0.00 # Average write queue length over time +system.physmem.readRowHits 0 # Number of row buffer hits during reads +system.physmem.writeRowHits 0 # Number of row buffer hits during writes +system.physmem.readRowHitRate nan # Row buffer hit rate for reads +system.physmem.writeRowHitRate nan # Row buffer hit rate for writes +system.physmem.avgGap nan # Average gap between requests system.iocache.replacements 41686 # number of replacements system.iocache.tagsinuse 1.225558 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. @@ -144,8 +302,8 @@ system.cpu.num_fp_register_writes 166520 # nu system.cpu.num_mem_refs 16115688 # number of memory refs system.cpu.num_load_insts 9747503 # Number of load instructions system.cpu.num_store_insts 6368185 # Number of store instructions -system.cpu.num_idle_cycles 3598606247.544791 # Number of idle cycles -system.cpu.num_busy_cycles 60054830.455209 # Number of busy cycles +system.cpu.num_idle_cycles 3598606250.520791 # Number of idle cycles +system.cpu.num_busy_cycles 60054827.479209 # Number of busy cycles system.cpu.not_idle_fraction 0.016414 # Percentage of non-idle cycles system.cpu.idle_fraction 0.983586 # Percentage of idle cycles system.cpu.kern.inst.arm 0 # number of arm instructions executed @@ -306,37 +464,37 @@ system.cpu.icache.avg_blocked_cycles::no_targets nan system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 2042708 # number of replacements +system.cpu.dcache.replacements 2042707 # number of replacements system.cpu.dcache.tagsinuse 511.997802 # Cycle average of tags in use -system.cpu.dcache.total_refs 14038404 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 2043220 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 6.870726 # Average number of references to valid blocks. +system.cpu.dcache.total_refs 14038405 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 2043219 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 6.870729 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 10840000 # Cycle when the warmup percentage was hit. system.cpu.dcache.occ_blocks::cpu.data 511.997802 # Average occupied blocks per requestor system.cpu.dcache.occ_percent::cpu.data 0.999996 # Average percentage of cache occupancy system.cpu.dcache.occ_percent::total 0.999996 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 7807768 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 7807768 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::cpu.data 7807769 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 7807769 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 5848199 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 5848199 # number of WriteReq hits system.cpu.dcache.LoadLockedReq_hits::cpu.data 183140 # number of LoadLockedReq hits system.cpu.dcache.LoadLockedReq_hits::total 183140 # number of LoadLockedReq hits system.cpu.dcache.StoreCondReq_hits::cpu.data 199281 # number of StoreCondReq hits system.cpu.dcache.StoreCondReq_hits::total 199281 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 13655967 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 13655967 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 13655967 # number of overall hits -system.cpu.dcache.overall_hits::total 13655967 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1721710 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1721710 # number of ReadReq misses +system.cpu.dcache.demand_hits::cpu.data 13655968 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 13655968 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 13655968 # number of overall hits +system.cpu.dcache.overall_hits::total 13655968 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1721709 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1721709 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 304365 # number of WriteReq misses system.cpu.dcache.WriteReq_misses::total 304365 # number of WriteReq misses system.cpu.dcache.LoadLockedReq_misses::cpu.data 17162 # number of LoadLockedReq misses system.cpu.dcache.LoadLockedReq_misses::total 17162 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 2026075 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 2026075 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 2026075 # number of overall misses -system.cpu.dcache.overall_misses::total 2026075 # number of overall misses +system.cpu.dcache.demand_misses::cpu.data 2026074 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 2026074 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 2026074 # number of overall misses +system.cpu.dcache.overall_misses::total 2026074 # number of overall misses system.cpu.dcache.ReadReq_accesses::cpu.data 9529478 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 9529478 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 6152564 # number of WriteReq accesses(hits+misses) @@ -372,20 +530,20 @@ system.cpu.dcache.writebacks::total 833491 # nu system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 992297 # number of replacements system.cpu.l2cache.tagsinuse 65424.375500 # Cycle average of tags in use -system.cpu.l2cache.total_refs 2433229 # Total number of references to valid blocks. +system.cpu.l2cache.total_refs 2433228 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 1057460 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 2.301013 # Average number of references to valid blocks. +system.cpu.l2cache.avg_refs 2.301012 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 614754000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 56309.097195 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 4867.351144 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 4247.927161 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::writebacks 56309.097197 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 4867.351143 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 4247.927159 # Average occupied blocks per requestor system.cpu.l2cache.occ_percent::writebacks 0.859209 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.inst 0.074270 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::cpu.data 0.064818 # Average percentage of cache occupancy system.cpu.l2cache.occ_percent::total 0.998297 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 906782 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 811232 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1718014 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 811231 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1718013 # number of ReadReq hits system.cpu.l2cache.Writeback_hits::writebacks 833491 # number of Writeback hits system.cpu.l2cache.Writeback_hits::total 833491 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 4 # number of UpgradeReq hits @@ -393,11 +551,11 @@ system.cpu.l2cache.UpgradeReq_hits::total 4 # n system.cpu.l2cache.ReadExReq_hits::cpu.data 187234 # number of ReadExReq hits system.cpu.l2cache.ReadExReq_hits::total 187234 # number of ReadExReq hits system.cpu.l2cache.demand_hits::cpu.inst 906782 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 998466 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1905248 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 998465 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1905247 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 906782 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 998466 # number of overall hits -system.cpu.l2cache.overall_hits::total 1905248 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 998465 # number of overall hits +system.cpu.l2cache.overall_hits::total 1905247 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.inst 13404 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::cpu.data 927640 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::total 941044 # number of ReadReq misses @@ -412,8 +570,8 @@ system.cpu.l2cache.overall_misses::cpu.inst 13404 # system.cpu.l2cache.overall_misses::cpu.data 1044755 # number of overall misses system.cpu.l2cache.overall_misses::total 1058159 # number of overall misses system.cpu.l2cache.ReadReq_accesses::cpu.inst 920186 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1738872 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2659058 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1738871 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2659057 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::writebacks 833491 # number of Writeback accesses(hits+misses) system.cpu.l2cache.Writeback_accesses::total 833491 # number of Writeback accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::cpu.data 16 # number of UpgradeReq accesses(hits+misses) @@ -421,23 +579,23 @@ system.cpu.l2cache.UpgradeReq_accesses::total 16 system.cpu.l2cache.ReadExReq_accesses::cpu.data 304349 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 304349 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 920186 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 2043221 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2963407 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 2043220 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2963406 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 920186 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 2043221 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2963407 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 2043220 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2963406 # number of overall (read+write) accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014567 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.533472 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.533473 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::total 0.353901 # miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.750000 # miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_miss_rate::total 0.750000 # miss rate for UpgradeReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.384805 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 0.384805 # miss rate for ReadExReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014567 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.511327 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.511328 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::total 0.357075 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014567 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.511327 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.511328 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.357075 # miss rate for overall accesses system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt index ba361e6db..e568ced30 100644 --- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing-dual/stats.txt @@ -1,218 +1,376 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.955746 # Number of seconds simulated -sim_ticks 1955746240500 # Number of ticks simulated -final_tick 1955746240500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.950813 # Number of seconds simulated +sim_ticks 1950813247500 # Number of ticks simulated +final_tick 1950813247500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1240365 # Simulator instruction rate (inst/s) -host_op_rate 1240364 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 39831169965 # Simulator tick rate (ticks/s) -host_mem_usage 291792 # Number of bytes of host memory used -host_seconds 49.10 # Real time elapsed on the host -sim_insts 60902973 # Number of instructions simulated -sim_ops 60902973 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu0.inst 830080 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 24726528 # Number of bytes read from this memory +host_inst_rate 1287440 # Simulator instruction rate (inst/s) +host_op_rate 1287440 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 41184614921 # Simulator tick rate (ticks/s) +host_mem_usage 325660 # Number of bytes of host memory used +host_seconds 47.37 # Real time elapsed on the host +sim_insts 60982794 # Number of instructions simulated +sim_ops 60982794 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::cpu0.inst 827264 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 24727680 # Number of bytes read from this memory system.physmem.bytes_read::tsunami.ide 2650880 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 35200 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 438464 # Number of bytes read from this memory -system.physmem.bytes_read::total 28681152 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 830080 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 35200 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 865280 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7699072 # Number of bytes written to this memory -system.physmem.bytes_written::total 7699072 # Number of bytes written to this memory -system.physmem.num_reads::cpu0.inst 12970 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 386352 # Number of read requests responded to by this memory +system.physmem.bytes_read::cpu1.inst 38464 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 439808 # Number of bytes read from this memory +system.physmem.bytes_read::total 28684096 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 827264 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 38464 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 865728 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 7706368 # Number of bytes written to this memory +system.physmem.bytes_written::total 7706368 # Number of bytes written to this memory +system.physmem.num_reads::cpu0.inst 12926 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 386370 # Number of read requests responded to by this memory system.physmem.num_reads::tsunami.ide 41420 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 550 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 6851 # Number of read requests responded to by this memory -system.physmem.num_reads::total 448143 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 120298 # Number of write requests responded to by this memory -system.physmem.num_writes::total 120298 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu0.inst 424431 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 12643014 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1355431 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 17998 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 224193 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 14665068 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 424431 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 17998 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 442430 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 3936642 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 3936642 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 3936642 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 424431 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 12643014 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1355431 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 17998 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 224193 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 18601710 # Total bandwidth to/from this memory (bytes/s) -system.l2c.replacements 341281 # number of replacements -system.l2c.tagsinuse 65229.882617 # Cycle average of tags in use -system.l2c.total_refs 2441318 # Total number of references to valid blocks. -system.l2c.sampled_refs 406256 # Sample count of references to valid blocks. -system.l2c.avg_refs 6.009309 # Average number of references to valid blocks. -system.l2c.warmup_cycle 7648586000 # Cycle when the warmup percentage was hit. -system.l2c.occ_blocks::writebacks 55341.365970 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.inst 4865.877793 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu0.data 4868.452553 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.inst 116.161458 # Average occupied blocks per requestor -system.l2c.occ_blocks::cpu1.data 38.024844 # Average occupied blocks per requestor -system.l2c.occ_percent::writebacks 0.844442 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.inst 0.074247 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu0.data 0.074287 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.inst 0.001772 # Average percentage of cache occupancy -system.l2c.occ_percent::cpu1.data 0.000580 # Average percentage of cache occupancy -system.l2c.occ_percent::total 0.995329 # Average percentage of cache occupancy -system.l2c.ReadReq_hits::cpu0.inst 685804 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 664321 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 316190 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 108937 # number of ReadReq hits -system.l2c.ReadReq_hits::total 1775252 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 793334 # number of Writeback hits -system.l2c.Writeback_hits::total 793334 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 183 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 549 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 732 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 35 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu1.data 22 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 57 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 126580 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 47318 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 173898 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.inst 685804 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 790901 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 316190 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 156255 # number of demand (read+write) hits -system.l2c.demand_hits::total 1949150 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.inst 685804 # number of overall hits -system.l2c.overall_hits::cpu0.data 790901 # number of overall hits -system.l2c.overall_hits::cpu1.inst 316190 # number of overall hits -system.l2c.overall_hits::cpu1.data 156255 # number of overall hits -system.l2c.overall_hits::total 1949150 # number of overall hits -system.l2c.ReadReq_misses::cpu0.inst 12970 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 271621 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 561 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 244 # number of ReadReq misses -system.l2c.ReadReq_misses::total 285396 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 2948 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 1741 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 4689 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 892 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 895 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 1787 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 115480 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 6627 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 122107 # number of ReadExReq misses -system.l2c.demand_misses::cpu0.inst 12970 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 387101 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 561 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 6871 # number of demand (read+write) misses -system.l2c.demand_misses::total 407503 # number of demand (read+write) misses -system.l2c.overall_misses::cpu0.inst 12970 # number of overall misses -system.l2c.overall_misses::cpu0.data 387101 # number of overall misses -system.l2c.overall_misses::cpu1.inst 561 # number of overall misses -system.l2c.overall_misses::cpu1.data 6871 # number of overall misses -system.l2c.overall_misses::total 407503 # number of overall misses -system.l2c.ReadReq_miss_latency::cpu0.inst 679344500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu0.data 14131444000 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.inst 29382500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::cpu1.data 12805500 # number of ReadReq miss cycles -system.l2c.ReadReq_miss_latency::total 14852976500 # number of ReadReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu0.data 2720000 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::cpu1.data 22059498 # number of UpgradeReq miss cycles -system.l2c.UpgradeReq_miss_latency::total 24779498 # number of UpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu0.data 2047000 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::cpu1.data 521500 # number of SCUpgradeReq miss cycles -system.l2c.SCUpgradeReq_miss_latency::total 2568500 # number of SCUpgradeReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu0.data 6014286500 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::cpu1.data 347569000 # number of ReadExReq miss cycles -system.l2c.ReadExReq_miss_latency::total 6361855500 # number of ReadExReq miss cycles -system.l2c.demand_miss_latency::cpu0.inst 679344500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu0.data 20145730500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.inst 29382500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::cpu1.data 360374500 # number of demand (read+write) miss cycles -system.l2c.demand_miss_latency::total 21214832000 # number of demand (read+write) miss cycles -system.l2c.overall_miss_latency::cpu0.inst 679344500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu0.data 20145730500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.inst 29382500 # number of overall miss cycles -system.l2c.overall_miss_latency::cpu1.data 360374500 # number of overall miss cycles -system.l2c.overall_miss_latency::total 21214832000 # number of overall miss cycles -system.l2c.ReadReq_accesses::cpu0.inst 698774 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 935942 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 316751 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 109181 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 2060648 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 793334 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 793334 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 3131 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 2290 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::total 5421 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 927 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 917 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 1844 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 242060 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 53945 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 296005 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.inst 698774 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 1178002 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 316751 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 163126 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 2356653 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 698774 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 1178002 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 316751 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 163126 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 2356653 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.018561 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.290211 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.001771 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.002235 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.138498 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.941552 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.760262 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.864970 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.962244 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.976009 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.969089 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.477072 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.122847 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.412517 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.inst 0.018561 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.328608 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.001771 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.042121 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.172916 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.inst 0.018561 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.328608 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.001771 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.042121 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.172916 # miss rate for overall accesses -system.l2c.ReadReq_avg_miss_latency::cpu0.inst 52378.141866 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu0.data 52026.330807 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.inst 52375.222816 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::cpu1.data 52481.557377 # average ReadReq miss latency -system.l2c.ReadReq_avg_miss_latency::total 52043.394091 # average ReadReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 922.659430 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 12670.590465 # average UpgradeReq miss latency -system.l2c.UpgradeReq_avg_miss_latency::total 5284.601834 # average UpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 2294.843049 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 582.681564 # average SCUpgradeReq miss latency -system.l2c.SCUpgradeReq_avg_miss_latency::total 1437.325126 # average SCUpgradeReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu0.data 52080.762903 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::cpu1.data 52447.412102 # average ReadExReq miss latency -system.l2c.ReadExReq_avg_miss_latency::total 52100.661715 # average ReadExReq miss latency -system.l2c.demand_avg_miss_latency::cpu0.inst 52378.141866 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu0.data 52042.568994 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.inst 52375.222816 # average overall miss latency -system.l2c.demand_avg_miss_latency::cpu1.data 52448.624654 # average overall miss latency -system.l2c.demand_avg_miss_latency::total 52060.554155 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.inst 52378.141866 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu0.data 52042.568994 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.inst 52375.222816 # average overall miss latency -system.l2c.overall_avg_miss_latency::cpu1.data 52448.624654 # average overall miss latency -system.l2c.overall_avg_miss_latency::total 52060.554155 # average overall miss latency +system.physmem.num_reads::cpu1.inst 601 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 6872 # Number of read requests responded to by this memory +system.physmem.num_reads::total 448189 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 120412 # Number of write requests responded to by this memory +system.physmem.num_writes::total 120412 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu0.inst 424061 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 12675575 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1358859 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 19717 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 225449 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 14703661 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 424061 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 19717 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 443778 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 3950336 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 3950336 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 3950336 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 424061 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 12675575 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1358859 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 19717 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 225449 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 18653997 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 448189 # Total number of read requests seen +system.physmem.writeReqs 120412 # Total number of write requests seen +system.physmem.cpureqs 599134 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 28684096 # Total number of bytes read from memory +system.physmem.bytesWritten 7706368 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 28684096 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 7706368 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 57 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 7172 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 28371 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 27660 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 28102 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 27702 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 28190 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 28020 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 27664 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 27960 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 28118 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 28027 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 27925 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 28196 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 28402 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 28329 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 27819 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 27647 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 7817 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 7270 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 7535 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 7162 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 7656 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 7513 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 7150 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 7412 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 7610 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 7562 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 7469 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 7772 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 8034 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 7948 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 7345 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 7157 # Track writes on a per bank basis +system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry +system.physmem.numWrRetry 522 # Number of times wr buffer was full causing retry +system.physmem.totGap 1950759532000 # Total gap between requests +system.physmem.readPktSize::0 0 # Categorize read packet sizes +system.physmem.readPktSize::1 0 # Categorize read packet sizes +system.physmem.readPktSize::2 0 # Categorize read packet sizes +system.physmem.readPktSize::3 0 # Categorize read packet sizes +system.physmem.readPktSize::4 0 # Categorize read packet sizes +system.physmem.readPktSize::5 0 # Categorize read packet sizes +system.physmem.readPktSize::6 448189 # Categorize read packet sizes +system.physmem.readPktSize::7 0 # Categorize read packet sizes +system.physmem.readPktSize::8 0 # Categorize read packet sizes +system.physmem.writePktSize::0 0 # categorize write packet sizes +system.physmem.writePktSize::1 0 # categorize write packet sizes +system.physmem.writePktSize::2 0 # categorize write packet sizes +system.physmem.writePktSize::3 0 # categorize write packet sizes +system.physmem.writePktSize::4 0 # categorize write packet sizes +system.physmem.writePktSize::5 0 # categorize write packet sizes +system.physmem.writePktSize::6 120934 # categorize write packet sizes +system.physmem.writePktSize::7 0 # categorize write packet sizes +system.physmem.writePktSize::8 0 # categorize write packet sizes +system.physmem.neitherpktsize::0 0 # categorize neither packet sizes +system.physmem.neitherpktsize::1 0 # categorize neither packet sizes +system.physmem.neitherpktsize::2 0 # categorize neither packet sizes +system.physmem.neitherpktsize::3 0 # categorize neither packet sizes +system.physmem.neitherpktsize::4 0 # categorize neither packet sizes +system.physmem.neitherpktsize::5 0 # categorize neither packet sizes +system.physmem.neitherpktsize::6 7172 # categorize neither packet sizes +system.physmem.neitherpktsize::7 0 # categorize neither packet sizes +system.physmem.neitherpktsize::8 0 # categorize neither packet sizes +system.physmem.rdQLenPdf::0 409832 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 7493 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 5295 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 2367 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2815 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2388 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1774 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 1998 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 1671 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 1947 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1601 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 1562 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1645 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1753 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1208 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1428 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 874 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 246 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 138 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 95 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 2 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see +system.physmem.wrQLenPdf::0 4346 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 4963 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 5068 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 5119 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 5195 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 5208 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 5231 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 5230 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 5231 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 5235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 5235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 5235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 5235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 5235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 5235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 5235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 5235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5235 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 890 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 273 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 168 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 117 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 41 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 28 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 4 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.totQLat 2865774804 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 10947900804 # Sum of mem lat for all requests +system.physmem.totBusLat 1792528000 # Total cycles spent in databus access +system.physmem.totBankLat 6289598000 # Total cycles spent in bank access +system.physmem.avgQLat 6394.93 # Average queueing delay per request +system.physmem.avgBankLat 14035.15 # Average bank access latency per request +system.physmem.avgBusLat 4000.00 # Average bus latency per request +system.physmem.avgMemAccLat 24430.08 # Average memory access latency +system.physmem.avgRdBW 14.70 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 3.95 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 14.70 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 3.95 # Average consumed write bandwidth in MB/s +system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 0.12 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.01 # Average read queue length over time +system.physmem.avgWrQLen 10.50 # Average write queue length over time +system.physmem.readRowHits 428033 # Number of row buffer hits during reads +system.physmem.writeRowHits 76777 # Number of row buffer hits during writes +system.physmem.readRowHitRate 95.51 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 63.76 # Row buffer hit rate for writes +system.physmem.avgGap 3430805.67 # Average gap between requests +system.l2c.replacements 341333 # number of replacements +system.l2c.tagsinuse 65247.038846 # Cycle average of tags in use +system.l2c.total_refs 2438074 # Total number of references to valid blocks. +system.l2c.sampled_refs 406309 # Sample count of references to valid blocks. +system.l2c.avg_refs 6.000541 # Average number of references to valid blocks. +system.l2c.warmup_cycle 6891280002 # Cycle when the warmup percentage was hit. +system.l2c.occ_blocks::writebacks 55545.297156 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 4807.218464 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 4686.690338 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 164.376104 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 43.456784 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.847554 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.inst 0.073352 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.071513 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.002508 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.000663 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.995591 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.inst 674220 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 658221 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 328583 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 113537 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1774561 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 791464 # number of Writeback hits +system.l2c.Writeback_hits::total 791464 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 176 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 567 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 743 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 36 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu1.data 23 # number of SCUpgradeReq hits +system.l2c.SCUpgradeReq_hits::total 59 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 123896 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 48958 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 172854 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.inst 674220 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 782117 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 328583 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 162495 # number of demand (read+write) hits +system.l2c.demand_hits::total 1947415 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.inst 674220 # number of overall hits +system.l2c.overall_hits::cpu0.data 782117 # number of overall hits +system.l2c.overall_hits::cpu1.inst 328583 # number of overall hits +system.l2c.overall_hits::cpu1.data 162495 # number of overall hits +system.l2c.overall_hits::total 1947415 # number of overall hits +system.l2c.ReadReq_misses::cpu0.inst 12926 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 271631 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 612 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 247 # number of ReadReq misses +system.l2c.ReadReq_misses::total 285416 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 2967 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 1807 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 4774 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 939 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 942 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1881 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 115504 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 6643 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 122147 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.inst 12926 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 387135 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 612 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 6890 # number of demand (read+write) misses +system.l2c.demand_misses::total 407563 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.inst 12926 # number of overall misses +system.l2c.overall_misses::cpu0.data 387135 # number of overall misses +system.l2c.overall_misses::cpu1.inst 612 # number of overall misses +system.l2c.overall_misses::cpu1.data 6890 # number of overall misses +system.l2c.overall_misses::total 407563 # number of overall misses +system.l2c.ReadReq_miss_latency::cpu0.inst 713316000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu0.data 11504038499 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.inst 34128500 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::cpu1.data 15210000 # number of ReadReq miss cycles +system.l2c.ReadReq_miss_latency::total 12266692999 # number of ReadReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu0.data 1244500 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::cpu1.data 10405497 # number of UpgradeReq miss cycles +system.l2c.UpgradeReq_miss_latency::total 11649997 # number of UpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu0.data 841000 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::cpu1.data 205500 # number of SCUpgradeReq miss cycles +system.l2c.SCUpgradeReq_miss_latency::total 1046500 # number of SCUpgradeReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu0.data 5694760500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::cpu1.data 427293500 # number of ReadExReq miss cycles +system.l2c.ReadExReq_miss_latency::total 6122054000 # number of ReadExReq miss cycles +system.l2c.demand_miss_latency::cpu0.inst 713316000 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu0.data 17198798999 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.inst 34128500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::cpu1.data 442503500 # number of demand (read+write) miss cycles +system.l2c.demand_miss_latency::total 18388746999 # number of demand (read+write) miss cycles +system.l2c.overall_miss_latency::cpu0.inst 713316000 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu0.data 17198798999 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.inst 34128500 # number of overall miss cycles +system.l2c.overall_miss_latency::cpu1.data 442503500 # number of overall miss cycles +system.l2c.overall_miss_latency::total 18388746999 # number of overall miss cycles +system.l2c.ReadReq_accesses::cpu0.inst 687146 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 929852 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 329195 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 113784 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 2059977 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 791464 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 791464 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 3143 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 2374 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 5517 # number of UpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu0.data 975 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 965 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 1940 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 239400 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 55601 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 295001 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.inst 687146 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 1169252 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 329195 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 169385 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 2354978 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 687146 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 1169252 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 329195 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 169385 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 2354978 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.018811 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.292123 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.001859 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.002171 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.138553 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.944003 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.761163 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.865325 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.963077 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.976166 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.969588 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.482473 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.119476 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.414056 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.inst 0.018811 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.331096 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.001859 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.040677 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.173064 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.inst 0.018811 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.331096 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.001859 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.040677 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.173064 # miss rate for overall accesses +system.l2c.ReadReq_avg_miss_latency::cpu0.inst 55184.589200 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu0.data 42351.714270 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.inst 55765.522876 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::cpu1.data 61578.947368 # average ReadReq miss latency +system.l2c.ReadReq_avg_miss_latency::total 42978.294836 # average ReadReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 419.447253 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 5758.437742 # average UpgradeReq miss latency +system.l2c.UpgradeReq_avg_miss_latency::total 2440.301005 # average UpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 895.633653 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 218.152866 # average SCUpgradeReq miss latency +system.l2c.SCUpgradeReq_avg_miss_latency::total 556.353004 # average SCUpgradeReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu0.data 49303.578231 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::cpu1.data 64322.369411 # average ReadExReq miss latency +system.l2c.ReadExReq_avg_miss_latency::total 50120.379543 # average ReadExReq miss latency +system.l2c.demand_avg_miss_latency::cpu0.inst 55184.589200 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu0.data 44425.843695 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.inst 55765.522876 # average overall miss latency +system.l2c.demand_avg_miss_latency::cpu1.data 64224.020319 # average overall miss latency +system.l2c.demand_avg_miss_latency::total 45118.784087 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.inst 55184.589200 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu0.data 44425.843695 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.inst 55765.522876 # average overall miss latency +system.l2c.overall_avg_miss_latency::cpu1.data 64224.020319 # average overall miss latency +system.l2c.overall_avg_miss_latency::total 45118.784087 # average overall miss latency system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -221,119 +379,119 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 78778 # number of writebacks -system.l2c.writebacks::total 78778 # number of writebacks +system.l2c.writebacks::writebacks 78892 # number of writebacks +system.l2c.writebacks::total 78892 # number of writebacks system.l2c.ReadReq_mshr_hits::cpu1.inst 11 # number of ReadReq MSHR hits system.l2c.ReadReq_mshr_hits::total 11 # number of ReadReq MSHR hits system.l2c.demand_mshr_hits::cpu1.inst 11 # number of demand (read+write) MSHR hits system.l2c.demand_mshr_hits::total 11 # number of demand (read+write) MSHR hits system.l2c.overall_mshr_hits::cpu1.inst 11 # number of overall MSHR hits system.l2c.overall_mshr_hits::total 11 # number of overall MSHR hits -system.l2c.ReadReq_mshr_misses::cpu0.inst 12970 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu0.data 271621 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.inst 550 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::cpu1.data 244 # number of ReadReq MSHR misses -system.l2c.ReadReq_mshr_misses::total 285385 # number of ReadReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu0.data 2948 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::cpu1.data 1741 # number of UpgradeReq MSHR misses -system.l2c.UpgradeReq_mshr_misses::total 4689 # number of UpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 892 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 895 # number of SCUpgradeReq MSHR misses -system.l2c.SCUpgradeReq_mshr_misses::total 1787 # number of SCUpgradeReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu0.data 115480 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::cpu1.data 6627 # number of ReadExReq MSHR misses -system.l2c.ReadExReq_mshr_misses::total 122107 # number of ReadExReq MSHR misses -system.l2c.demand_mshr_misses::cpu0.inst 12970 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu0.data 387101 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.inst 550 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::cpu1.data 6871 # number of demand (read+write) MSHR misses -system.l2c.demand_mshr_misses::total 407492 # number of demand (read+write) MSHR misses -system.l2c.overall_mshr_misses::cpu0.inst 12970 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu0.data 387101 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.inst 550 # number of overall MSHR misses -system.l2c.overall_mshr_misses::cpu1.data 6871 # number of overall MSHR misses -system.l2c.overall_mshr_misses::total 407492 # number of overall MSHR misses -system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 519097000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu0.data 10870382000 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 22042500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::cpu1.data 9816500 # number of ReadReq MSHR miss cycles -system.l2c.ReadReq_mshr_miss_latency::total 11421338000 # number of ReadReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 117985500 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 69640998 # number of UpgradeReq MSHR miss cycles -system.l2c.UpgradeReq_mshr_miss_latency::total 187626498 # number of UpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 35714975 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 35800000 # number of SCUpgradeReq MSHR miss cycles -system.l2c.SCUpgradeReq_mshr_miss_latency::total 71514975 # number of SCUpgradeReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 4619582000 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 265544000 # number of ReadExReq MSHR miss cycles -system.l2c.ReadExReq_mshr_miss_latency::total 4885126000 # number of ReadExReq MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.inst 519097000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu0.data 15489964000 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.inst 22042500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::cpu1.data 275360500 # number of demand (read+write) MSHR miss cycles -system.l2c.demand_mshr_miss_latency::total 16306464000 # number of demand (read+write) MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.inst 519097000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu0.data 15489964000 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.inst 22042500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::cpu1.data 275360500 # number of overall MSHR miss cycles -system.l2c.overall_mshr_miss_latency::total 16306464000 # number of overall MSHR miss cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1370272000 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 18137500 # number of ReadReq MSHR uncacheable cycles -system.l2c.ReadReq_mshr_uncacheable_latency::total 1388409500 # number of ReadReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2141921500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 673752500 # number of WriteReq MSHR uncacheable cycles -system.l2c.WriteReq_mshr_uncacheable_latency::total 2815674000 # number of WriteReq MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu0.data 3512193500 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::cpu1.data 691890000 # number of overall MSHR uncacheable cycles -system.l2c.overall_mshr_uncacheable_latency::total 4204083500 # number of overall MSHR uncacheable cycles -system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.018561 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.290211 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.001736 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.002235 # mshr miss rate for ReadReq accesses -system.l2c.ReadReq_mshr_miss_rate::total 0.138493 # mshr miss rate for ReadReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.941552 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.760262 # mshr miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_mshr_miss_rate::total 0.864970 # mshr miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.962244 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.976009 # mshr miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.969089 # mshr miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.477072 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.122847 # mshr miss rate for ReadExReq accesses -system.l2c.ReadExReq_mshr_miss_rate::total 0.412517 # mshr miss rate for ReadExReq accesses -system.l2c.demand_mshr_miss_rate::cpu0.inst 0.018561 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu0.data 0.328608 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.inst 0.001736 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::cpu1.data 0.042121 # mshr miss rate for demand accesses -system.l2c.demand_mshr_miss_rate::total 0.172911 # mshr miss rate for demand accesses -system.l2c.overall_mshr_miss_rate::cpu0.inst 0.018561 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu0.data 0.328608 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.inst 0.001736 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::cpu1.data 0.042121 # mshr miss rate for overall accesses -system.l2c.overall_mshr_miss_rate::total 0.172911 # mshr miss rate for overall accesses -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 40022.898998 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 40020.403430 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 40077.272727 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 40231.557377 # average ReadReq mshr miss latency -system.l2c.ReadReq_avg_mshr_miss_latency::total 40020.806980 # average ReadReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 40022.218453 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40000.573234 # average UpgradeReq mshr miss latency -system.l2c.UpgradeReq_avg_mshr_miss_latency::total 40014.181702 # average UpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 40039.209641 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40000 # average SCUpgradeReq mshr miss latency -system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 40019.571908 # average SCUpgradeReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 40003.307932 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 40070.016599 # average ReadExReq mshr miss latency -system.l2c.ReadExReq_avg_mshr_miss_latency::total 40006.928350 # average ReadExReq mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 40022.898998 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu0.data 40015.303500 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 40077.272727 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::cpu1.data 40075.753165 # average overall mshr miss latency -system.l2c.demand_avg_mshr_miss_latency::total 40016.648180 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 40022.898998 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu0.data 40015.303500 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 40077.272727 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::cpu1.data 40075.753165 # average overall mshr miss latency -system.l2c.overall_avg_mshr_miss_latency::total 40016.648180 # average overall mshr miss latency +system.l2c.ReadReq_mshr_misses::cpu0.inst 12926 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu0.data 271631 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.inst 601 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::cpu1.data 247 # number of ReadReq MSHR misses +system.l2c.ReadReq_mshr_misses::total 285405 # number of ReadReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu0.data 2967 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::cpu1.data 1807 # number of UpgradeReq MSHR misses +system.l2c.UpgradeReq_mshr_misses::total 4774 # number of UpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 939 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 942 # number of SCUpgradeReq MSHR misses +system.l2c.SCUpgradeReq_mshr_misses::total 1881 # number of SCUpgradeReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu0.data 115504 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::cpu1.data 6643 # number of ReadExReq MSHR misses +system.l2c.ReadExReq_mshr_misses::total 122147 # number of ReadExReq MSHR misses +system.l2c.demand_mshr_misses::cpu0.inst 12926 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu0.data 387135 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.inst 601 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::cpu1.data 6890 # number of demand (read+write) MSHR misses +system.l2c.demand_mshr_misses::total 407552 # number of demand (read+write) MSHR misses +system.l2c.overall_mshr_misses::cpu0.inst 12926 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu0.data 387135 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.inst 601 # number of overall MSHR misses +system.l2c.overall_mshr_misses::cpu1.data 6890 # number of overall MSHR misses +system.l2c.overall_mshr_misses::total 407552 # number of overall MSHR misses +system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 549819387 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu0.data 7975375490 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 25997165 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::cpu1.data 12059975 # number of ReadReq MSHR miss cycles +system.l2c.ReadReq_mshr_miss_latency::total 8563252017 # number of ReadReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 29825962 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 18084304 # number of UpgradeReq MSHR miss cycles +system.l2c.UpgradeReq_mshr_miss_latency::total 47910266 # number of UpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 9405923 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 9420942 # number of SCUpgradeReq MSHR miss cycles +system.l2c.SCUpgradeReq_mshr_miss_latency::total 18826865 # number of SCUpgradeReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 4202676375 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 343429954 # number of ReadExReq MSHR miss cycles +system.l2c.ReadExReq_mshr_miss_latency::total 4546106329 # number of ReadExReq MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.inst 549819387 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu0.data 12178051865 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.inst 25997165 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::cpu1.data 355489929 # number of demand (read+write) MSHR miss cycles +system.l2c.demand_mshr_miss_latency::total 13109358346 # number of demand (read+write) MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.inst 549819387 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu0.data 12178051865 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.inst 25997165 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::cpu1.data 355489929 # number of overall MSHR miss cycles +system.l2c.overall_mshr_miss_latency::total 13109358346 # number of overall MSHR miss cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1370389500 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 18130000 # number of ReadReq MSHR uncacheable cycles +system.l2c.ReadReq_mshr_uncacheable_latency::total 1388519500 # number of ReadReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2151186500 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 682990000 # number of WriteReq MSHR uncacheable cycles +system.l2c.WriteReq_mshr_uncacheable_latency::total 2834176500 # number of WriteReq MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu0.data 3521576000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::cpu1.data 701120000 # number of overall MSHR uncacheable cycles +system.l2c.overall_mshr_uncacheable_latency::total 4222696000 # number of overall MSHR uncacheable cycles +system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.018811 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.292123 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.001826 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.002171 # mshr miss rate for ReadReq accesses +system.l2c.ReadReq_mshr_miss_rate::total 0.138548 # mshr miss rate for ReadReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.944003 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.761163 # mshr miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_mshr_miss_rate::total 0.865325 # mshr miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.963077 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.976166 # mshr miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.969588 # mshr miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.482473 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.119476 # mshr miss rate for ReadExReq accesses +system.l2c.ReadExReq_mshr_miss_rate::total 0.414056 # mshr miss rate for ReadExReq accesses +system.l2c.demand_mshr_miss_rate::cpu0.inst 0.018811 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu0.data 0.331096 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.inst 0.001826 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::cpu1.data 0.040677 # mshr miss rate for demand accesses +system.l2c.demand_mshr_miss_rate::total 0.173060 # mshr miss rate for demand accesses +system.l2c.overall_mshr_miss_rate::cpu0.inst 0.018811 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu0.data 0.331096 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.inst 0.001826 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::cpu1.data 0.040677 # mshr miss rate for overall accesses +system.l2c.overall_mshr_miss_rate::total 0.173060 # mshr miss rate for overall accesses +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 42535.926582 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 29361.065158 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 43256.514143 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 48825.809717 # average ReadReq mshr miss latency +system.l2c.ReadReq_avg_mshr_miss_latency::total 30003.861239 # average ReadReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10052.565554 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10007.915883 # average UpgradeReq mshr miss latency +system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10035.665270 # average UpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10016.957401 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average SCUpgradeReq mshr miss latency +system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10008.965976 # average SCUpgradeReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 36385.548336 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 51698.021075 # average ReadExReq mshr miss latency +system.l2c.ReadExReq_avg_mshr_miss_latency::total 37218.321604 # average ReadExReq mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 42535.926582 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu0.data 31456.860953 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 43256.514143 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::cpu1.data 51595.055007 # average overall mshr miss latency +system.l2c.demand_avg_mshr_miss_latency::total 32166.099899 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 42535.926582 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu0.data 31456.860953 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 43256.514143 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::cpu1.data 51595.055007 # average overall mshr miss latency +system.l2c.overall_avg_mshr_miss_latency::total 32166.099899 # average overall mshr miss latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency @@ -345,14 +503,14 @@ system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate system.iocache.replacements 41696 # number of replacements -system.iocache.tagsinuse 0.569930 # Cycle average of tags in use +system.iocache.tagsinuse 0.562945 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. system.iocache.sampled_refs 41712 # Sample count of references to valid blocks. system.iocache.avg_refs 0 # Average number of references to valid blocks. -system.iocache.warmup_cycle 1749614950000 # Cycle when the warmup percentage was hit. -system.iocache.occ_blocks::tsunami.ide 0.569930 # Average occupied blocks per requestor -system.iocache.occ_percent::tsunami.ide 0.035621 # Average percentage of cache occupancy -system.iocache.occ_percent::total 0.035621 # Average percentage of cache occupancy +system.iocache.warmup_cycle 1745713328000 # Cycle when the warmup percentage was hit. +system.iocache.occ_blocks::tsunami.ide 0.562945 # Average occupied blocks per requestor +system.iocache.occ_percent::tsunami.ide 0.035184 # Average percentage of cache occupancy +system.iocache.occ_percent::total 0.035184 # Average percentage of cache occupancy system.iocache.ReadReq_misses::tsunami.ide 176 # number of ReadReq misses system.iocache.ReadReq_misses::total 176 # number of ReadReq misses system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses @@ -361,14 +519,14 @@ system.iocache.demand_misses::tsunami.ide 41728 # n system.iocache.demand_misses::total 41728 # number of demand (read+write) misses system.iocache.overall_misses::tsunami.ide 41728 # number of overall misses system.iocache.overall_misses::total 41728 # number of overall misses -system.iocache.ReadReq_miss_latency::tsunami.ide 21013998 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 21013998 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 11453563806 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 11453563806 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 11474577804 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 11474577804 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 11474577804 # number of overall miss cycles -system.iocache.overall_miss_latency::total 11474577804 # number of overall miss cycles +system.iocache.ReadReq_miss_latency::tsunami.ide 21268998 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 21268998 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 9455401806 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 9455401806 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 9476670804 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 9476670804 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 9476670804 # number of overall miss cycles +system.iocache.overall_miss_latency::total 9476670804 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 176 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 176 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) @@ -385,19 +543,19 @@ system.iocache.demand_miss_rate::tsunami.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119397.715909 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 119397.715909 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 275644.103918 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 275644.103918 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 274985.089245 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 274985.089245 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 274985.089245 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 274985.089245 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 199825 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120846.579545 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 120846.579545 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 227555.877118 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 227555.877118 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 227105.799559 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 227105.799559 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 227105.799559 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 227105.799559 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 186741 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 24712 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 23044 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 8.086152 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 8.103671 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -411,14 +569,14 @@ system.iocache.demand_mshr_misses::tsunami.ide 41728 system.iocache.demand_mshr_misses::total 41728 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::tsunami.ide 41728 # number of overall MSHR misses system.iocache.overall_mshr_misses::total 41728 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 11861998 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 11861998 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 9292859806 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 9292859806 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 9304721804 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 9304721804 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 9304721804 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 9304721804 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 12116000 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 12116000 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 7292629022 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 7292629022 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 7304745022 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 7304745022 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 7304745022 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 7304745022 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses @@ -427,14 +585,14 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67397.715909 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 67397.715909 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 223644.103918 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 223644.103918 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 222985.089245 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 222985.089245 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 222985.089245 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 222985.089245 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68840.909091 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 68840.909091 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 175506.089286 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 175506.089286 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 175056.197805 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 175056.197805 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 175056.197805 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 175056.197805 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -452,22 +610,22 @@ system.cpu0.dtb.fetch_hits 0 # IT system.cpu0.dtb.fetch_misses 0 # ITB misses system.cpu0.dtb.fetch_acv 0 # ITB acv system.cpu0.dtb.fetch_accesses 0 # ITB accesses -system.cpu0.dtb.read_hits 7486542 # DTB read hits +system.cpu0.dtb.read_hits 7424678 # DTB read hits system.cpu0.dtb.read_misses 7443 # DTB read misses system.cpu0.dtb.read_acv 210 # DTB read access violations system.cpu0.dtb.read_accesses 490673 # DTB read accesses -system.cpu0.dtb.write_hits 5063820 # DTB write hits +system.cpu0.dtb.write_hits 5011102 # DTB write hits system.cpu0.dtb.write_misses 813 # DTB write misses system.cpu0.dtb.write_acv 134 # DTB write access violations system.cpu0.dtb.write_accesses 187452 # DTB write accesses -system.cpu0.dtb.data_hits 12550362 # DTB hits +system.cpu0.dtb.data_hits 12435780 # DTB hits system.cpu0.dtb.data_misses 8256 # DTB misses system.cpu0.dtb.data_acv 344 # DTB access violations system.cpu0.dtb.data_accesses 678125 # DTB accesses -system.cpu0.itb.fetch_hits 3500956 # ITB hits +system.cpu0.itb.fetch_hits 3481701 # ITB hits system.cpu0.itb.fetch_misses 3871 # ITB misses system.cpu0.itb.fetch_acv 184 # ITB acv -system.cpu0.itb.fetch_accesses 3504827 # ITB accesses +system.cpu0.itb.fetch_accesses 3485572 # ITB accesses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses system.cpu0.itb.read_acv 0 # DTB read access violations @@ -480,55 +638,55 @@ system.cpu0.itb.data_hits 0 # DT system.cpu0.itb.data_misses 0 # DTB misses system.cpu0.itb.data_acv 0 # DTB access violations system.cpu0.itb.data_accesses 0 # DTB accesses -system.cpu0.numCycles 3910167080 # number of cpu cycles simulated +system.cpu0.numCycles 3900399022 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 47719039 # Number of instructions committed -system.cpu0.committedOps 47719039 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 44257119 # Number of integer alu accesses -system.cpu0.num_fp_alu_accesses 210954 # Number of float alu accesses -system.cpu0.num_func_calls 1200899 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 5607083 # number of instructions that are conditional controls -system.cpu0.num_int_insts 44257119 # number of integer instructions -system.cpu0.num_fp_insts 210954 # number of float instructions -system.cpu0.num_int_register_reads 60839484 # number of times the integer registers were read -system.cpu0.num_int_register_writes 32982631 # number of times the integer registers were written -system.cpu0.num_fp_register_reads 102466 # number of times the floating registers were read -system.cpu0.num_fp_register_writes 104326 # number of times the floating registers were written -system.cpu0.num_mem_refs 12590587 # number of memory refs -system.cpu0.num_load_insts 7513713 # Number of load instructions -system.cpu0.num_store_insts 5076874 # Number of store instructions -system.cpu0.num_idle_cycles 3701181001.496715 # Number of idle cycles -system.cpu0.num_busy_cycles 208986078.503285 # Number of busy cycles -system.cpu0.not_idle_fraction 0.053447 # Percentage of non-idle cycles -system.cpu0.idle_fraction 0.946553 # Percentage of idle cycles +system.cpu0.committedInsts 47350752 # Number of instructions committed +system.cpu0.committedOps 47350752 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 43919757 # Number of integer alu accesses +system.cpu0.num_fp_alu_accesses 206365 # Number of float alu accesses +system.cpu0.num_func_calls 1188579 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 5567605 # number of instructions that are conditional controls +system.cpu0.num_int_insts 43919757 # number of integer instructions +system.cpu0.num_fp_insts 206365 # number of float instructions +system.cpu0.num_int_register_reads 60378447 # number of times the integer registers were read +system.cpu0.num_int_register_writes 32741783 # number of times the integer registers were written +system.cpu0.num_fp_register_reads 100221 # number of times the floating registers were read +system.cpu0.num_fp_register_writes 101982 # number of times the floating registers were written +system.cpu0.num_mem_refs 12475681 # number of memory refs +system.cpu0.num_load_insts 7451619 # Number of load instructions +system.cpu0.num_store_insts 5024062 # Number of store instructions +system.cpu0.num_idle_cycles 3698907701.219057 # Number of idle cycles +system.cpu0.num_busy_cycles 201491320.780943 # Number of busy cycles +system.cpu0.not_idle_fraction 0.051659 # Percentage of non-idle cycles +system.cpu0.idle_fraction 0.948341 # Percentage of idle cycles system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 6789 # number of quiesce instructions executed -system.cpu0.kern.inst.hwrei 164868 # number of hwrei instructions executed -system.cpu0.kern.ipl_count::0 56806 40.18% 40.18% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::21 131 0.09% 40.28% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::22 1972 1.39% 41.67% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::30 420 0.30% 41.97% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::31 82040 58.03% 100.00% # number of times we switched to this ipl -system.cpu0.kern.ipl_count::total 141369 # number of times we switched to this ipl -system.cpu0.kern.ipl_good::0 56268 49.08% 49.08% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::21 131 0.11% 49.20% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::22 1972 1.72% 50.92% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::30 420 0.37% 51.28% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::31 55848 48.72% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_good::total 114639 # number of times we switched to this ipl from a different ipl -system.cpu0.kern.ipl_ticks::0 1899887304000 97.18% 97.18% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::21 92906000 0.00% 97.18% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::22 760170500 0.04% 97.22% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::30 309335500 0.02% 97.24% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::31 54033794000 2.76% 100.00% # number of cycles we spent at this ipl -system.cpu0.kern.ipl_ticks::total 1955083510000 # number of cycles we spent at this ipl -system.cpu0.kern.ipl_used::0 0.990529 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.inst.quiesce 6813 # number of quiesce instructions executed +system.cpu0.kern.inst.hwrei 162790 # number of hwrei instructions executed +system.cpu0.kern.ipl_count::0 55943 40.16% 40.16% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::21 131 0.09% 40.25% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::22 1971 1.41% 41.66% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::30 443 0.32% 41.98% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::31 80829 58.02% 100.00% # number of times we switched to this ipl +system.cpu0.kern.ipl_count::total 139317 # number of times we switched to this ipl +system.cpu0.kern.ipl_good::0 55450 49.07% 49.07% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::21 131 0.12% 49.19% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::22 1971 1.74% 50.93% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::30 443 0.39% 51.32% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::31 55007 48.68% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_good::total 113002 # number of times we switched to this ipl from a different ipl +system.cpu0.kern.ipl_ticks::0 1898626830000 97.36% 97.36% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::21 93050500 0.00% 97.36% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::22 759970000 0.04% 97.40% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::30 326793000 0.02% 97.42% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::31 50392837500 2.58% 100.00% # number of cycles we spent at this ipl +system.cpu0.kern.ipl_ticks::total 1950199481000 # number of cycles we spent at this ipl +system.cpu0.kern.ipl_used::0 0.991187 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::31 0.680741 # fraction of swpipl calls that actually changed the ipl -system.cpu0.kern.ipl_used::total 0.810920 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::31 0.680535 # fraction of swpipl calls that actually changed the ipl +system.cpu0.kern.ipl_used::total 0.811114 # fraction of swpipl calls that actually changed the ipl system.cpu0.kern.syscall::2 8 3.60% 3.60% # number of syscalls executed system.cpu0.kern.syscall::3 19 8.56% 12.16% # number of syscalls executed system.cpu0.kern.syscall::4 4 1.80% 13.96% # number of syscalls executed @@ -560,37 +718,37 @@ system.cpu0.kern.syscall::144 2 0.90% 99.10% # nu system.cpu0.kern.syscall::147 2 0.90% 100.00% # number of syscalls executed system.cpu0.kern.syscall::total 222 # number of syscalls executed system.cpu0.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed -system.cpu0.kern.callpal::wripir 503 0.34% 0.34% # number of callpals executed -system.cpu0.kern.callpal::wrmces 1 0.00% 0.34% # number of callpals executed -system.cpu0.kern.callpal::wrfen 1 0.00% 0.34% # number of callpals executed -system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.34% # number of callpals executed -system.cpu0.kern.callpal::swpctx 3070 2.05% 2.39% # number of callpals executed -system.cpu0.kern.callpal::tbi 51 0.03% 2.42% # number of callpals executed -system.cpu0.kern.callpal::wrent 7 0.00% 2.43% # number of callpals executed -system.cpu0.kern.callpal::swpipl 134512 89.86% 92.29% # number of callpals executed -system.cpu0.kern.callpal::rdps 6676 4.46% 96.75% # number of callpals executed -system.cpu0.kern.callpal::wrkgp 1 0.00% 96.75% # number of callpals executed -system.cpu0.kern.callpal::wrusp 3 0.00% 96.75% # number of callpals executed -system.cpu0.kern.callpal::rdusp 9 0.01% 96.76% # number of callpals executed -system.cpu0.kern.callpal::whami 2 0.00% 96.76% # number of callpals executed -system.cpu0.kern.callpal::rti 4333 2.89% 99.65% # number of callpals executed -system.cpu0.kern.callpal::callsys 381 0.25% 99.91% # number of callpals executed +system.cpu0.kern.callpal::wripir 525 0.36% 0.36% # number of callpals executed +system.cpu0.kern.callpal::wrmces 1 0.00% 0.36% # number of callpals executed +system.cpu0.kern.callpal::wrfen 1 0.00% 0.36% # number of callpals executed +system.cpu0.kern.callpal::wrvptptr 1 0.00% 0.36% # number of callpals executed +system.cpu0.kern.callpal::swpctx 3024 2.05% 2.41% # number of callpals executed +system.cpu0.kern.callpal::tbi 51 0.03% 2.44% # number of callpals executed +system.cpu0.kern.callpal::wrent 7 0.00% 2.45% # number of callpals executed +system.cpu0.kern.callpal::swpipl 132461 89.75% 92.20% # number of callpals executed +system.cpu0.kern.callpal::rdps 6674 4.52% 96.72% # number of callpals executed +system.cpu0.kern.callpal::wrkgp 1 0.00% 96.72% # number of callpals executed +system.cpu0.kern.callpal::wrusp 3 0.00% 96.72% # number of callpals executed +system.cpu0.kern.callpal::rdusp 9 0.01% 96.73% # number of callpals executed +system.cpu0.kern.callpal::whami 2 0.00% 96.73% # number of callpals executed +system.cpu0.kern.callpal::rti 4310 2.92% 99.65% # number of callpals executed +system.cpu0.kern.callpal::callsys 381 0.26% 99.91% # number of callpals executed system.cpu0.kern.callpal::imb 136 0.09% 100.00% # number of callpals executed -system.cpu0.kern.callpal::total 149688 # number of callpals executed -system.cpu0.kern.mode_switch::kernel 6889 # number of protection mode switches -system.cpu0.kern.mode_switch::user 1285 # number of protection mode switches +system.cpu0.kern.callpal::total 147588 # number of callpals executed +system.cpu0.kern.mode_switch::kernel 6865 # number of protection mode switches +system.cpu0.kern.mode_switch::user 1283 # number of protection mode switches system.cpu0.kern.mode_switch::idle 0 # number of protection mode switches -system.cpu0.kern.mode_good::kernel 1285 -system.cpu0.kern.mode_good::user 1285 +system.cpu0.kern.mode_good::kernel 1283 +system.cpu0.kern.mode_good::user 1283 system.cpu0.kern.mode_good::idle 0 -system.cpu0.kern.mode_switch_good::kernel 0.186529 # fraction of useful protection mode switches +system.cpu0.kern.mode_switch_good::kernel 0.186890 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::user 1 # fraction of useful protection mode switches system.cpu0.kern.mode_switch_good::idle nan # fraction of useful protection mode switches -system.cpu0.kern.mode_switch_good::total 0.314412 # fraction of useful protection mode switches -system.cpu0.kern.mode_ticks::kernel 1951516113500 99.83% 99.83% # number of ticks spent at the given mode -system.cpu0.kern.mode_ticks::user 3347061000 0.17% 100.00% # number of ticks spent at the given mode +system.cpu0.kern.mode_switch_good::total 0.314924 # fraction of useful protection mode switches +system.cpu0.kern.mode_ticks::kernel 1946498286500 99.83% 99.83% # number of ticks spent at the given mode +system.cpu0.kern.mode_ticks::user 3408187000 0.17% 100.00% # number of ticks spent at the given mode system.cpu0.kern.mode_ticks::idle 0 0.00% 100.00% # number of ticks spent at the given mode -system.cpu0.kern.swap_context 3071 # number of times the context was actually changed +system.cpu0.kern.swap_context 3025 # number of times the context was actually changed system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.tsunami.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -622,51 +780,51 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.cpu0.icache.replacements 698187 # number of replacements -system.cpu0.icache.tagsinuse 508.830635 # Cycle average of tags in use -system.cpu0.icache.total_refs 47028847 # Total number of references to valid blocks. -system.cpu0.icache.sampled_refs 698699 # Sample count of references to valid blocks. -system.cpu0.icache.avg_refs 67.309166 # Average number of references to valid blocks. -system.cpu0.icache.warmup_cycle 35739052000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.occ_blocks::cpu0.inst 508.830635 # Average occupied blocks per requestor -system.cpu0.icache.occ_percent::cpu0.inst 0.993810 # Average percentage of cache occupancy -system.cpu0.icache.occ_percent::total 0.993810 # Average percentage of cache occupancy -system.cpu0.icache.ReadReq_hits::cpu0.inst 47028847 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 47028847 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 47028847 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 47028847 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 47028847 # number of overall hits -system.cpu0.icache.overall_hits::total 47028847 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 698792 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 698792 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 698792 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 698792 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 698792 # number of overall misses -system.cpu0.icache.overall_misses::total 698792 # number of overall misses -system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 9694162500 # number of ReadReq miss cycles -system.cpu0.icache.ReadReq_miss_latency::total 9694162500 # number of ReadReq miss cycles -system.cpu0.icache.demand_miss_latency::cpu0.inst 9694162500 # number of demand (read+write) miss cycles -system.cpu0.icache.demand_miss_latency::total 9694162500 # number of demand (read+write) miss cycles -system.cpu0.icache.overall_miss_latency::cpu0.inst 9694162500 # number of overall miss cycles -system.cpu0.icache.overall_miss_latency::total 9694162500 # number of overall miss cycles -system.cpu0.icache.ReadReq_accesses::cpu0.inst 47727639 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 47727639 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 47727639 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 47727639 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 47727639 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 47727639 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014641 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.014641 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014641 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.014641 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014641 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.014641 # miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13872.743964 # average ReadReq miss latency -system.cpu0.icache.ReadReq_avg_miss_latency::total 13872.743964 # average ReadReq miss latency -system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13872.743964 # average overall miss latency -system.cpu0.icache.demand_avg_miss_latency::total 13872.743964 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13872.743964 # average overall miss latency -system.cpu0.icache.overall_avg_miss_latency::total 13872.743964 # average overall miss latency +system.cpu0.icache.replacements 686559 # number of replacements +system.cpu0.icache.tagsinuse 509.179293 # Cycle average of tags in use +system.cpu0.icache.total_refs 46672188 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 687071 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 67.929207 # Average number of references to valid blocks. +system.cpu0.icache.warmup_cycle 32409447000 # Cycle when the warmup percentage was hit. +system.cpu0.icache.occ_blocks::cpu0.inst 509.179293 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.994491 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::total 0.994491 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::cpu0.inst 46672188 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 46672188 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 46672188 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 46672188 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 46672188 # number of overall hits +system.cpu0.icache.overall_hits::total 46672188 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 687164 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 687164 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 687164 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 687164 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 687164 # number of overall misses +system.cpu0.icache.overall_misses::total 687164 # number of overall misses +system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 9577778500 # number of ReadReq miss cycles +system.cpu0.icache.ReadReq_miss_latency::total 9577778500 # number of ReadReq miss cycles +system.cpu0.icache.demand_miss_latency::cpu0.inst 9577778500 # number of demand (read+write) miss cycles +system.cpu0.icache.demand_miss_latency::total 9577778500 # number of demand (read+write) miss cycles +system.cpu0.icache.overall_miss_latency::cpu0.inst 9577778500 # number of overall miss cycles +system.cpu0.icache.overall_miss_latency::total 9577778500 # number of overall miss cycles +system.cpu0.icache.ReadReq_accesses::cpu0.inst 47359352 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 47359352 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 47359352 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 47359352 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 47359352 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 47359352 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014510 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.014510 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014510 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.014510 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014510 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.014510 # miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13938.126124 # average ReadReq miss latency +system.cpu0.icache.ReadReq_avg_miss_latency::total 13938.126124 # average ReadReq miss latency +system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13938.126124 # average overall miss latency +system.cpu0.icache.demand_avg_miss_latency::total 13938.126124 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13938.126124 # average overall miss latency +system.cpu0.icache.overall_avg_miss_latency::total 13938.126124 # average overall miss latency system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -675,112 +833,112 @@ system.cpu0.icache.avg_blocked_cycles::no_mshrs nan system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.icache.fast_writes 0 # number of fast writes performed system.cpu0.icache.cache_copies 0 # number of cache copies performed -system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 698792 # number of ReadReq MSHR misses -system.cpu0.icache.ReadReq_mshr_misses::total 698792 # number of ReadReq MSHR misses -system.cpu0.icache.demand_mshr_misses::cpu0.inst 698792 # number of demand (read+write) MSHR misses -system.cpu0.icache.demand_mshr_misses::total 698792 # number of demand (read+write) MSHR misses -system.cpu0.icache.overall_mshr_misses::cpu0.inst 698792 # number of overall MSHR misses -system.cpu0.icache.overall_mshr_misses::total 698792 # number of overall MSHR misses -system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 8296578500 # number of ReadReq MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_latency::total 8296578500 # number of ReadReq MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 8296578500 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.demand_mshr_miss_latency::total 8296578500 # number of demand (read+write) MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 8296578500 # number of overall MSHR miss cycles -system.cpu0.icache.overall_mshr_miss_latency::total 8296578500 # number of overall MSHR miss cycles -system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.014641 # mshr miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.014641 # mshr miss rate for ReadReq accesses -system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.014641 # mshr miss rate for demand accesses -system.cpu0.icache.demand_mshr_miss_rate::total 0.014641 # mshr miss rate for demand accesses -system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.014641 # mshr miss rate for overall accesses -system.cpu0.icache.overall_mshr_miss_rate::total 0.014641 # mshr miss rate for overall accesses -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11872.743964 # average ReadReq mshr miss latency -system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11872.743964 # average ReadReq mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11872.743964 # average overall mshr miss latency -system.cpu0.icache.demand_avg_mshr_miss_latency::total 11872.743964 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11872.743964 # average overall mshr miss latency -system.cpu0.icache.overall_avg_mshr_miss_latency::total 11872.743964 # average overall mshr miss latency +system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 687164 # number of ReadReq MSHR misses +system.cpu0.icache.ReadReq_mshr_misses::total 687164 # number of ReadReq MSHR misses +system.cpu0.icache.demand_mshr_misses::cpu0.inst 687164 # number of demand (read+write) MSHR misses +system.cpu0.icache.demand_mshr_misses::total 687164 # number of demand (read+write) MSHR misses +system.cpu0.icache.overall_mshr_misses::cpu0.inst 687164 # number of overall MSHR misses +system.cpu0.icache.overall_mshr_misses::total 687164 # number of overall MSHR misses +system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 8203450500 # number of ReadReq MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_latency::total 8203450500 # number of ReadReq MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 8203450500 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.demand_mshr_miss_latency::total 8203450500 # number of demand (read+write) MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 8203450500 # number of overall MSHR miss cycles +system.cpu0.icache.overall_mshr_miss_latency::total 8203450500 # number of overall MSHR miss cycles +system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.014510 # mshr miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.014510 # mshr miss rate for ReadReq accesses +system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.014510 # mshr miss rate for demand accesses +system.cpu0.icache.demand_mshr_miss_rate::total 0.014510 # mshr miss rate for demand accesses +system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.014510 # mshr miss rate for overall accesses +system.cpu0.icache.overall_mshr_miss_rate::total 0.014510 # mshr miss rate for overall accesses +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11938.126124 # average ReadReq mshr miss latency +system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11938.126124 # average ReadReq mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11938.126124 # average overall mshr miss latency +system.cpu0.icache.demand_avg_mshr_miss_latency::total 11938.126124 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11938.126124 # average overall mshr miss latency +system.cpu0.icache.overall_avg_mshr_miss_latency::total 11938.126124 # average overall mshr miss latency system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.dcache.replacements 1180402 # number of replacements -system.cpu0.dcache.tagsinuse 505.183019 # Cycle average of tags in use -system.cpu0.dcache.total_refs 11360683 # Total number of references to valid blocks. -system.cpu0.dcache.sampled_refs 1180820 # Sample count of references to valid blocks. -system.cpu0.dcache.avg_refs 9.621012 # Average number of references to valid blocks. -system.cpu0.dcache.warmup_cycle 99461000 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.occ_blocks::cpu0.data 505.183019 # Average occupied blocks per requestor -system.cpu0.dcache.occ_percent::cpu0.data 0.986686 # Average percentage of cache occupancy -system.cpu0.dcache.occ_percent::total 0.986686 # Average percentage of cache occupancy -system.cpu0.dcache.ReadReq_hits::cpu0.data 6406782 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 6406782 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 4655760 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 4655760 # number of WriteReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 140286 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 140286 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 147915 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 147915 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 11062542 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 11062542 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 11062542 # number of overall hits -system.cpu0.dcache.overall_hits::total 11062542 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 938249 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 938249 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 251643 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 251643 # number of WriteReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 13638 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 13638 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 5458 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 5458 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 1189892 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 1189892 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 1189892 # number of overall misses -system.cpu0.dcache.overall_misses::total 1189892 # number of overall misses -system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 23522563000 # number of ReadReq miss cycles -system.cpu0.dcache.ReadReq_miss_latency::total 23522563000 # number of ReadReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 8201327000 # number of WriteReq miss cycles -system.cpu0.dcache.WriteReq_miss_latency::total 8201327000 # number of WriteReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 147906000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.LoadLockedReq_miss_latency::total 147906000 # number of LoadLockedReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 67796500 # number of StoreCondReq miss cycles -system.cpu0.dcache.StoreCondReq_miss_latency::total 67796500 # number of StoreCondReq miss cycles -system.cpu0.dcache.demand_miss_latency::cpu0.data 31723890000 # number of demand (read+write) miss cycles -system.cpu0.dcache.demand_miss_latency::total 31723890000 # number of demand (read+write) miss cycles -system.cpu0.dcache.overall_miss_latency::cpu0.data 31723890000 # number of overall miss cycles -system.cpu0.dcache.overall_miss_latency::total 31723890000 # number of overall miss cycles -system.cpu0.dcache.ReadReq_accesses::cpu0.data 7345031 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 7345031 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 4907403 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 4907403 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 153924 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 153924 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 153373 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 153373 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 12252434 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 12252434 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 12252434 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 12252434 # number of overall (read+write) accesses -system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.127739 # miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_miss_rate::total 0.127739 # miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.051278 # miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_miss_rate::total 0.051278 # miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.088602 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.088602 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.035586 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.035586 # miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_miss_rate::cpu0.data 0.097115 # miss rate for demand accesses -system.cpu0.dcache.demand_miss_rate::total 0.097115 # miss rate for demand accesses -system.cpu0.dcache.overall_miss_rate::cpu0.data 0.097115 # miss rate for overall accesses -system.cpu0.dcache.overall_miss_rate::total 0.097115 # miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 25070.704046 # average ReadReq miss latency -system.cpu0.dcache.ReadReq_avg_miss_latency::total 25070.704046 # average ReadReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 32591.119165 # average WriteReq miss latency -system.cpu0.dcache.WriteReq_avg_miss_latency::total 32591.119165 # average WriteReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10845.138583 # average LoadLockedReq miss latency -system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10845.138583 # average LoadLockedReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 12421.491389 # average StoreCondReq miss latency -system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 12421.491389 # average StoreCondReq miss latency -system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 26661.150760 # average overall miss latency -system.cpu0.dcache.demand_avg_miss_latency::total 26661.150760 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 26661.150760 # average overall miss latency -system.cpu0.dcache.overall_avg_miss_latency::total 26661.150760 # average overall miss latency +system.cpu0.dcache.replacements 1171741 # number of replacements +system.cpu0.dcache.tagsinuse 505.264481 # Cycle average of tags in use +system.cpu0.dcache.total_refs 11253752 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 1172158 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 9.600883 # Average number of references to valid blocks. +system.cpu0.dcache.warmup_cycle 93429000 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.occ_blocks::cpu0.data 505.264481 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.986845 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::total 0.986845 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_hits::cpu0.data 6351991 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 6351991 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 4607363 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 4607363 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 138394 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 138394 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 145569 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 145569 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 10959354 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 10959354 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 10959354 # number of overall hits +system.cpu0.dcache.overall_hits::total 10959354 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 933040 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 933040 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 249280 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 249280 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 13436 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 13436 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 5731 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 5731 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 1182320 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 1182320 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 1182320 # number of overall misses +system.cpu0.dcache.overall_misses::total 1182320 # number of overall misses +system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 20820883000 # number of ReadReq miss cycles +system.cpu0.dcache.ReadReq_miss_latency::total 20820883000 # number of ReadReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 7761604000 # number of WriteReq miss cycles +system.cpu0.dcache.WriteReq_miss_latency::total 7761604000 # number of WriteReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 144502500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.LoadLockedReq_miss_latency::total 144502500 # number of LoadLockedReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 43447000 # number of StoreCondReq miss cycles +system.cpu0.dcache.StoreCondReq_miss_latency::total 43447000 # number of StoreCondReq miss cycles +system.cpu0.dcache.demand_miss_latency::cpu0.data 28582487000 # number of demand (read+write) miss cycles +system.cpu0.dcache.demand_miss_latency::total 28582487000 # number of demand (read+write) miss cycles +system.cpu0.dcache.overall_miss_latency::cpu0.data 28582487000 # number of overall miss cycles +system.cpu0.dcache.overall_miss_latency::total 28582487000 # number of overall miss cycles +system.cpu0.dcache.ReadReq_accesses::cpu0.data 7285031 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 7285031 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 4856643 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 4856643 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 151830 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 151830 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 151300 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 151300 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 12141674 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 12141674 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 12141674 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 12141674 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.128076 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.128076 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.051328 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.051328 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.088494 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.088494 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.037878 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.037878 # miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.097377 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.097377 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.097377 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.097377 # miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 22315.102246 # average ReadReq miss latency +system.cpu0.dcache.ReadReq_avg_miss_latency::total 22315.102246 # average ReadReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 31136.087933 # average WriteReq miss latency +system.cpu0.dcache.WriteReq_avg_miss_latency::total 31136.087933 # average WriteReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 10754.874963 # average LoadLockedReq miss latency +system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10754.874963 # average LoadLockedReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 7581.050427 # average StoreCondReq miss latency +system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 7581.050427 # average StoreCondReq miss latency +system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 24174.916266 # average overall miss latency +system.cpu0.dcache.demand_avg_miss_latency::total 24174.916266 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 24174.916266 # average overall miss latency +system.cpu0.dcache.overall_avg_miss_latency::total 24174.916266 # average overall miss latency system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -789,62 +947,62 @@ system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 679069 # number of writebacks -system.cpu0.dcache.writebacks::total 679069 # number of writebacks -system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 938249 # number of ReadReq MSHR misses -system.cpu0.dcache.ReadReq_mshr_misses::total 938249 # number of ReadReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 251643 # number of WriteReq MSHR misses -system.cpu0.dcache.WriteReq_mshr_misses::total 251643 # number of WriteReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 13638 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.LoadLockedReq_mshr_misses::total 13638 # number of LoadLockedReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 5458 # number of StoreCondReq MSHR misses -system.cpu0.dcache.StoreCondReq_mshr_misses::total 5458 # number of StoreCondReq MSHR misses -system.cpu0.dcache.demand_mshr_misses::cpu0.data 1189892 # number of demand (read+write) MSHR misses -system.cpu0.dcache.demand_mshr_misses::total 1189892 # number of demand (read+write) MSHR misses -system.cpu0.dcache.overall_mshr_misses::cpu0.data 1189892 # number of overall MSHR misses -system.cpu0.dcache.overall_mshr_misses::total 1189892 # number of overall MSHR misses -system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 21646065000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_miss_latency::total 21646065000 # number of ReadReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 7698041000 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7698041000 # number of WriteReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 120630000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 120630000 # number of LoadLockedReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 56880500 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 56880500 # number of StoreCondReq MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 29344106000 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.demand_mshr_miss_latency::total 29344106000 # number of demand (read+write) MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 29344106000 # number of overall MSHR miss cycles -system.cpu0.dcache.overall_mshr_miss_latency::total 29344106000 # number of overall MSHR miss cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1465334500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1465334500 # number of ReadReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2275733500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2275733500 # number of WriteReq MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 3741068000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.overall_mshr_uncacheable_latency::total 3741068000 # number of overall MSHR uncacheable cycles -system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.127739 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.127739 # mshr miss rate for ReadReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.051278 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.051278 # mshr miss rate for WriteReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.088602 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.088602 # mshr miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.035586 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.035586 # mshr miss rate for StoreCondReq accesses -system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.097115 # mshr miss rate for demand accesses -system.cpu0.dcache.demand_mshr_miss_rate::total 0.097115 # mshr miss rate for demand accesses -system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.097115 # mshr miss rate for overall accesses -system.cpu0.dcache.overall_mshr_miss_rate::total 0.097115 # mshr miss rate for overall accesses -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 23070.704046 # average ReadReq mshr miss latency -system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 23070.704046 # average ReadReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 30591.119165 # average WriteReq mshr miss latency -system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30591.119165 # average WriteReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 8845.138583 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8845.138583 # average LoadLockedReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 10421.491389 # average StoreCondReq mshr miss latency -system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 10421.491389 # average StoreCondReq mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 24661.150760 # average overall mshr miss latency -system.cpu0.dcache.demand_avg_mshr_miss_latency::total 24661.150760 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 24661.150760 # average overall mshr miss latency -system.cpu0.dcache.overall_avg_mshr_miss_latency::total 24661.150760 # average overall mshr miss latency +system.cpu0.dcache.writebacks::writebacks 672349 # number of writebacks +system.cpu0.dcache.writebacks::total 672349 # number of writebacks +system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 933040 # number of ReadReq MSHR misses +system.cpu0.dcache.ReadReq_mshr_misses::total 933040 # number of ReadReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 249280 # number of WriteReq MSHR misses +system.cpu0.dcache.WriteReq_mshr_misses::total 249280 # number of WriteReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 13436 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.LoadLockedReq_mshr_misses::total 13436 # number of LoadLockedReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 5731 # number of StoreCondReq MSHR misses +system.cpu0.dcache.StoreCondReq_mshr_misses::total 5731 # number of StoreCondReq MSHR misses +system.cpu0.dcache.demand_mshr_misses::cpu0.data 1182320 # number of demand (read+write) MSHR misses +system.cpu0.dcache.demand_mshr_misses::total 1182320 # number of demand (read+write) MSHR misses +system.cpu0.dcache.overall_mshr_misses::cpu0.data 1182320 # number of overall MSHR misses +system.cpu0.dcache.overall_mshr_misses::total 1182320 # number of overall MSHR misses +system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 18954803000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_miss_latency::total 18954803000 # number of ReadReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 7263044000 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.WriteReq_mshr_miss_latency::total 7263044000 # number of WriteReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 117630500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 117630500 # number of LoadLockedReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 31985000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 31985000 # number of StoreCondReq MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 26217847000 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.demand_mshr_miss_latency::total 26217847000 # number of demand (read+write) MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 26217847000 # number of overall MSHR miss cycles +system.cpu0.dcache.overall_mshr_miss_latency::total 26217847000 # number of overall MSHR miss cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 1465453500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 1465453500 # number of ReadReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2285524000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2285524000 # number of WriteReq MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 3750977500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.overall_mshr_uncacheable_latency::total 3750977500 # number of overall MSHR uncacheable cycles +system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.128076 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.128076 # mshr miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.051328 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.051328 # mshr miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.088494 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.088494 # mshr miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.037878 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.037878 # mshr miss rate for StoreCondReq accesses +system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.097377 # mshr miss rate for demand accesses +system.cpu0.dcache.demand_mshr_miss_rate::total 0.097377 # mshr miss rate for demand accesses +system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.097377 # mshr miss rate for overall accesses +system.cpu0.dcache.overall_mshr_miss_rate::total 0.097377 # mshr miss rate for overall accesses +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 20315.102246 # average ReadReq mshr miss latency +system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20315.102246 # average ReadReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 29136.087933 # average WriteReq mshr miss latency +system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29136.087933 # average WriteReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 8754.874963 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 8754.874963 # average LoadLockedReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 5581.050427 # average StoreCondReq mshr miss latency +system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 5581.050427 # average StoreCondReq mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 22174.916266 # average overall mshr miss latency +system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22174.916266 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 22174.916266 # average overall mshr miss latency +system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22174.916266 # average overall mshr miss latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency @@ -856,22 +1014,22 @@ system.cpu1.dtb.fetch_hits 0 # IT system.cpu1.dtb.fetch_misses 0 # ITB misses system.cpu1.dtb.fetch_acv 0 # ITB acv system.cpu1.dtb.fetch_accesses 0 # ITB accesses -system.cpu1.dtb.read_hits 2425080 # DTB read hits +system.cpu1.dtb.read_hits 2500235 # DTB read hits system.cpu1.dtb.read_misses 2992 # DTB read misses system.cpu1.dtb.read_acv 0 # DTB read access violations system.cpu1.dtb.read_accesses 239363 # DTB read accesses -system.cpu1.dtb.write_hits 1761000 # DTB write hits +system.cpu1.dtb.write_hits 1820988 # DTB write hits system.cpu1.dtb.write_misses 341 # DTB write misses system.cpu1.dtb.write_acv 29 # DTB write access violations system.cpu1.dtb.write_accesses 105247 # DTB write accesses -system.cpu1.dtb.data_hits 4186080 # DTB hits +system.cpu1.dtb.data_hits 4321223 # DTB hits system.cpu1.dtb.data_misses 3333 # DTB misses system.cpu1.dtb.data_acv 29 # DTB access violations system.cpu1.dtb.data_accesses 344610 # DTB accesses -system.cpu1.itb.fetch_hits 1964871 # ITB hits +system.cpu1.itb.fetch_hits 1990033 # ITB hits system.cpu1.itb.fetch_misses 1216 # ITB misses system.cpu1.itb.fetch_acv 0 # ITB acv -system.cpu1.itb.fetch_accesses 1966087 # ITB accesses +system.cpu1.itb.fetch_accesses 1991249 # ITB accesses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses system.cpu1.itb.read_acv 0 # DTB read access violations @@ -884,51 +1042,51 @@ system.cpu1.itb.data_hits 0 # DT system.cpu1.itb.data_misses 0 # DTB misses system.cpu1.itb.data_acv 0 # DTB access violations system.cpu1.itb.data_accesses 0 # DTB accesses -system.cpu1.numCycles 3911492481 # number of cpu cycles simulated +system.cpu1.numCycles 3901626495 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 13183934 # Number of instructions committed -system.cpu1.committedOps 13183934 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 12160396 # Number of integer alu accesses -system.cpu1.num_fp_alu_accesses 172922 # Number of float alu accesses -system.cpu1.num_func_calls 412685 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 1307407 # number of instructions that are conditional controls -system.cpu1.num_int_insts 12160396 # number of integer instructions -system.cpu1.num_fp_insts 172922 # number of float instructions -system.cpu1.num_int_register_reads 16740645 # number of times the integer registers were read -system.cpu1.num_int_register_writes 8924669 # number of times the integer registers were written -system.cpu1.num_fp_register_reads 90471 # number of times the floating registers were read -system.cpu1.num_fp_register_writes 92344 # number of times the floating registers were written -system.cpu1.num_mem_refs 4209624 # number of memory refs -system.cpu1.num_load_insts 2439377 # Number of load instructions -system.cpu1.num_store_insts 1770247 # Number of store instructions -system.cpu1.num_idle_cycles 3861803254.998025 # Number of idle cycles -system.cpu1.num_busy_cycles 49689226.001975 # Number of busy cycles -system.cpu1.not_idle_fraction 0.012703 # Percentage of non-idle cycles -system.cpu1.idle_fraction 0.987297 # Percentage of idle cycles +system.cpu1.committedInsts 13632042 # Number of instructions committed +system.cpu1.committedOps 13632042 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 12571491 # Number of integer alu accesses +system.cpu1.num_fp_alu_accesses 180459 # Number of float alu accesses +system.cpu1.num_func_calls 426717 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 1355011 # number of instructions that are conditional controls +system.cpu1.num_int_insts 12571491 # number of integer instructions +system.cpu1.num_fp_insts 180459 # number of float instructions +system.cpu1.num_int_register_reads 17311598 # number of times the integer registers were read +system.cpu1.num_int_register_writes 9221787 # number of times the integer registers were written +system.cpu1.num_fp_register_reads 94168 # number of times the floating registers were read +system.cpu1.num_fp_register_writes 96184 # number of times the floating registers were written +system.cpu1.num_mem_refs 4345531 # number of memory refs +system.cpu1.num_load_insts 2514982 # Number of load instructions +system.cpu1.num_store_insts 1830549 # Number of store instructions +system.cpu1.num_idle_cycles 3850258507.998026 # Number of idle cycles +system.cpu1.num_busy_cycles 51367987.001974 # Number of busy cycles +system.cpu1.not_idle_fraction 0.013166 # Percentage of non-idle cycles +system.cpu1.idle_fraction 0.986834 # Percentage of idle cycles system.cpu1.kern.inst.arm 0 # number of arm instructions executed -system.cpu1.kern.inst.quiesce 2704 # number of quiesce instructions executed -system.cpu1.kern.inst.hwrei 78634 # number of hwrei instructions executed -system.cpu1.kern.ipl_count::0 26575 38.36% 38.36% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::22 1967 2.84% 41.20% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::30 503 0.73% 41.93% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::31 40225 58.07% 100.00% # number of times we switched to this ipl -system.cpu1.kern.ipl_count::total 69270 # number of times we switched to this ipl -system.cpu1.kern.ipl_good::0 25736 48.16% 48.16% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::22 1967 3.68% 51.84% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::30 503 0.94% 52.78% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::31 25233 47.22% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_good::total 53439 # number of times we switched to this ipl from a different ipl -system.cpu1.kern.ipl_ticks::0 1909053778500 97.61% 97.61% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::22 705460500 0.04% 97.65% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::30 351339000 0.02% 97.67% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::31 45634904500 2.33% 100.00% # number of cycles we spent at this ipl -system.cpu1.kern.ipl_ticks::total 1955745482500 # number of cycles we spent at this ipl -system.cpu1.kern.ipl_used::0 0.968429 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.inst.quiesce 2717 # number of quiesce instructions executed +system.cpu1.kern.inst.hwrei 80899 # number of hwrei instructions executed +system.cpu1.kern.ipl_count::0 27499 38.50% 38.50% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::22 1966 2.75% 41.25% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::30 525 0.74% 41.99% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::31 41433 58.01% 100.00% # number of times we switched to this ipl +system.cpu1.kern.ipl_count::total 71423 # number of times we switched to this ipl +system.cpu1.kern.ipl_good::0 26615 48.22% 48.22% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::22 1966 3.56% 51.78% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::30 525 0.95% 52.73% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::31 26090 47.27% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_good::total 55196 # number of times we switched to this ipl from a different ipl +system.cpu1.kern.ipl_ticks::0 1907138262500 97.76% 97.76% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::22 705201000 0.04% 97.80% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::30 364168000 0.02% 97.82% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::31 42604858000 2.18% 100.00% # number of cycles we spent at this ipl +system.cpu1.kern.ipl_ticks::total 1950812489500 # number of cycles we spent at this ipl +system.cpu1.kern.ipl_used::0 0.967853 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.ipl_used::30 1 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::31 0.627296 # fraction of swpipl calls that actually changed the ipl -system.cpu1.kern.ipl_used::total 0.771460 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_used::31 0.629691 # fraction of swpipl calls that actually changed the ipl +system.cpu1.kern.ipl_used::total 0.772804 # fraction of swpipl calls that actually changed the ipl system.cpu1.kern.syscall::3 11 10.58% 10.58% # number of syscalls executed system.cpu1.kern.syscall::6 10 9.62% 20.19% # number of syscalls executed system.cpu1.kern.syscall::15 1 0.96% 21.15% # number of syscalls executed @@ -944,81 +1102,81 @@ system.cpu1.kern.syscall::74 10 9.62% 97.12% # nu system.cpu1.kern.syscall::132 3 2.88% 100.00% # number of syscalls executed system.cpu1.kern.syscall::total 104 # number of syscalls executed system.cpu1.kern.callpal::cserve 1 0.00% 0.00% # number of callpals executed -system.cpu1.kern.callpal::wripir 420 0.59% 0.59% # number of callpals executed -system.cpu1.kern.callpal::wrmces 1 0.00% 0.59% # number of callpals executed -system.cpu1.kern.callpal::wrfen 1 0.00% 0.59% # number of callpals executed -system.cpu1.kern.callpal::swpctx 1995 2.79% 3.38% # number of callpals executed -system.cpu1.kern.callpal::tbi 3 0.00% 3.38% # number of callpals executed -system.cpu1.kern.callpal::wrent 7 0.01% 3.39% # number of callpals executed -system.cpu1.kern.callpal::swpipl 63027 88.05% 91.44% # number of callpals executed -system.cpu1.kern.callpal::rdps 2168 3.03% 94.47% # number of callpals executed -system.cpu1.kern.callpal::wrkgp 1 0.00% 94.47% # number of callpals executed -system.cpu1.kern.callpal::wrusp 4 0.01% 94.47% # number of callpals executed -system.cpu1.kern.callpal::whami 3 0.00% 94.48% # number of callpals executed -system.cpu1.kern.callpal::rti 3772 5.27% 99.75% # number of callpals executed -system.cpu1.kern.callpal::callsys 136 0.19% 99.94% # number of callpals executed +system.cpu1.kern.callpal::wripir 443 0.60% 0.60% # number of callpals executed +system.cpu1.kern.callpal::wrmces 1 0.00% 0.60% # number of callpals executed +system.cpu1.kern.callpal::wrfen 1 0.00% 0.60% # number of callpals executed +system.cpu1.kern.callpal::swpctx 2085 2.82% 3.43% # number of callpals executed +system.cpu1.kern.callpal::tbi 3 0.00% 3.43% # number of callpals executed +system.cpu1.kern.callpal::wrent 7 0.01% 3.44% # number of callpals executed +system.cpu1.kern.callpal::swpipl 65093 88.17% 91.61% # number of callpals executed +system.cpu1.kern.callpal::rdps 2167 2.94% 94.55% # number of callpals executed +system.cpu1.kern.callpal::wrkgp 1 0.00% 94.55% # number of callpals executed +system.cpu1.kern.callpal::wrusp 4 0.01% 94.55% # number of callpals executed +system.cpu1.kern.callpal::whami 3 0.00% 94.56% # number of callpals executed +system.cpu1.kern.callpal::rti 3838 5.20% 99.75% # number of callpals executed +system.cpu1.kern.callpal::callsys 136 0.18% 99.94% # number of callpals executed system.cpu1.kern.callpal::imb 44 0.06% 100.00% # number of callpals executed system.cpu1.kern.callpal::rdunique 1 0.00% 100.00% # number of callpals executed -system.cpu1.kern.callpal::total 71584 # number of callpals executed -system.cpu1.kern.mode_switch::kernel 2065 # number of protection mode switches -system.cpu1.kern.mode_switch::user 464 # number of protection mode switches -system.cpu1.kern.mode_switch::idle 2874 # number of protection mode switches -system.cpu1.kern.mode_good::kernel 891 -system.cpu1.kern.mode_good::user 464 -system.cpu1.kern.mode_good::idle 427 -system.cpu1.kern.mode_switch_good::kernel 0.431477 # fraction of useful protection mode switches +system.cpu1.kern.callpal::total 73828 # number of callpals executed +system.cpu1.kern.mode_switch::kernel 2126 # number of protection mode switches +system.cpu1.kern.mode_switch::user 465 # number of protection mode switches +system.cpu1.kern.mode_switch::idle 2924 # number of protection mode switches +system.cpu1.kern.mode_good::kernel 915 +system.cpu1.kern.mode_good::user 465 +system.cpu1.kern.mode_good::idle 450 +system.cpu1.kern.mode_switch_good::kernel 0.430386 # fraction of useful protection mode switches system.cpu1.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::idle 0.148573 # fraction of useful protection mode switches -system.cpu1.kern.mode_switch_good::total 0.329817 # fraction of useful protection mode switches -system.cpu1.kern.mode_ticks::kernel 17893399500 0.91% 0.91% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::user 1709951500 0.09% 1.00% # number of ticks spent at the given mode -system.cpu1.kern.mode_ticks::idle 1936142128000 99.00% 100.00% # number of ticks spent at the given mode -system.cpu1.kern.swap_context 1996 # number of times the context was actually changed -system.cpu1.icache.replacements 316204 # number of replacements -system.cpu1.icache.tagsinuse 447.456269 # Cycle average of tags in use -system.cpu1.icache.total_refs 12870545 # Total number of references to valid blocks. -system.cpu1.icache.sampled_refs 316716 # Sample count of references to valid blocks. -system.cpu1.icache.avg_refs 40.637495 # Average number of references to valid blocks. -system.cpu1.icache.warmup_cycle 1953875803000 # Cycle when the warmup percentage was hit. -system.cpu1.icache.occ_blocks::cpu1.inst 447.456269 # Average occupied blocks per requestor -system.cpu1.icache.occ_percent::cpu1.inst 0.873938 # Average percentage of cache occupancy -system.cpu1.icache.occ_percent::total 0.873938 # Average percentage of cache occupancy -system.cpu1.icache.ReadReq_hits::cpu1.inst 12870545 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 12870545 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 12870545 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 12870545 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 12870545 # number of overall hits -system.cpu1.icache.overall_hits::total 12870545 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 316752 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 316752 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 316752 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 316752 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 316752 # number of overall misses -system.cpu1.icache.overall_misses::total 316752 # number of overall misses -system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 4179857000 # number of ReadReq miss cycles -system.cpu1.icache.ReadReq_miss_latency::total 4179857000 # number of ReadReq miss cycles -system.cpu1.icache.demand_miss_latency::cpu1.inst 4179857000 # number of demand (read+write) miss cycles -system.cpu1.icache.demand_miss_latency::total 4179857000 # number of demand (read+write) miss cycles -system.cpu1.icache.overall_miss_latency::cpu1.inst 4179857000 # number of overall miss cycles -system.cpu1.icache.overall_miss_latency::total 4179857000 # number of overall miss cycles -system.cpu1.icache.ReadReq_accesses::cpu1.inst 13187297 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 13187297 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 13187297 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 13187297 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 13187297 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 13187297 # number of overall (read+write) accesses -system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.024019 # miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_miss_rate::total 0.024019 # miss rate for ReadReq accesses -system.cpu1.icache.demand_miss_rate::cpu1.inst 0.024019 # miss rate for demand accesses -system.cpu1.icache.demand_miss_rate::total 0.024019 # miss rate for demand accesses -system.cpu1.icache.overall_miss_rate::cpu1.inst 0.024019 # miss rate for overall accesses -system.cpu1.icache.overall_miss_rate::total 0.024019 # miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13195.992448 # average ReadReq miss latency -system.cpu1.icache.ReadReq_avg_miss_latency::total 13195.992448 # average ReadReq miss latency -system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13195.992448 # average overall miss latency -system.cpu1.icache.demand_avg_miss_latency::total 13195.992448 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13195.992448 # average overall miss latency -system.cpu1.icache.overall_avg_miss_latency::total 13195.992448 # average overall miss latency +system.cpu1.kern.mode_switch_good::idle 0.153899 # fraction of useful protection mode switches +system.cpu1.kern.mode_switch_good::total 0.331822 # fraction of useful protection mode switches +system.cpu1.kern.mode_ticks::kernel 18665784500 0.96% 0.96% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::user 1711228500 0.09% 1.04% # number of ticks spent at the given mode +system.cpu1.kern.mode_ticks::idle 1930435473000 98.96% 100.00% # number of ticks spent at the given mode +system.cpu1.kern.swap_context 2086 # number of times the context was actually changed +system.cpu1.icache.replacements 328648 # number of replacements +system.cpu1.icache.tagsinuse 446.257828 # Cycle average of tags in use +system.cpu1.icache.total_refs 13306209 # Total number of references to valid blocks. +system.cpu1.icache.sampled_refs 329160 # Sample count of references to valid blocks. +system.cpu1.icache.avg_refs 40.424745 # Average number of references to valid blocks. +system.cpu1.icache.warmup_cycle 1948917036000 # Cycle when the warmup percentage was hit. +system.cpu1.icache.occ_blocks::cpu1.inst 446.257828 # Average occupied blocks per requestor +system.cpu1.icache.occ_percent::cpu1.inst 0.871597 # Average percentage of cache occupancy +system.cpu1.icache.occ_percent::total 0.871597 # Average percentage of cache occupancy +system.cpu1.icache.ReadReq_hits::cpu1.inst 13306209 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 13306209 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 13306209 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 13306209 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 13306209 # number of overall hits +system.cpu1.icache.overall_hits::total 13306209 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 329196 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 329196 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 329196 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 329196 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 329196 # number of overall misses +system.cpu1.icache.overall_misses::total 329196 # number of overall misses +system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 4347354500 # number of ReadReq miss cycles +system.cpu1.icache.ReadReq_miss_latency::total 4347354500 # number of ReadReq miss cycles +system.cpu1.icache.demand_miss_latency::cpu1.inst 4347354500 # number of demand (read+write) miss cycles +system.cpu1.icache.demand_miss_latency::total 4347354500 # number of demand (read+write) miss cycles +system.cpu1.icache.overall_miss_latency::cpu1.inst 4347354500 # number of overall miss cycles +system.cpu1.icache.overall_miss_latency::total 4347354500 # number of overall miss cycles +system.cpu1.icache.ReadReq_accesses::cpu1.inst 13635405 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 13635405 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 13635405 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 13635405 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 13635405 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 13635405 # number of overall (read+write) accesses +system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.024143 # miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_miss_rate::total 0.024143 # miss rate for ReadReq accesses +system.cpu1.icache.demand_miss_rate::cpu1.inst 0.024143 # miss rate for demand accesses +system.cpu1.icache.demand_miss_rate::total 0.024143 # miss rate for demand accesses +system.cpu1.icache.overall_miss_rate::cpu1.inst 0.024143 # miss rate for overall accesses +system.cpu1.icache.overall_miss_rate::total 0.024143 # miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 13205.976075 # average ReadReq miss latency +system.cpu1.icache.ReadReq_avg_miss_latency::total 13205.976075 # average ReadReq miss latency +system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 13205.976075 # average overall miss latency +system.cpu1.icache.demand_avg_miss_latency::total 13205.976075 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 13205.976075 # average overall miss latency +system.cpu1.icache.overall_avg_miss_latency::total 13205.976075 # average overall miss latency system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1027,112 +1185,112 @@ system.cpu1.icache.avg_blocked_cycles::no_mshrs nan system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.icache.fast_writes 0 # number of fast writes performed system.cpu1.icache.cache_copies 0 # number of cache copies performed -system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 316752 # number of ReadReq MSHR misses -system.cpu1.icache.ReadReq_mshr_misses::total 316752 # number of ReadReq MSHR misses -system.cpu1.icache.demand_mshr_misses::cpu1.inst 316752 # number of demand (read+write) MSHR misses -system.cpu1.icache.demand_mshr_misses::total 316752 # number of demand (read+write) MSHR misses -system.cpu1.icache.overall_mshr_misses::cpu1.inst 316752 # number of overall MSHR misses -system.cpu1.icache.overall_mshr_misses::total 316752 # number of overall MSHR misses -system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 3546353000 # number of ReadReq MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_latency::total 3546353000 # number of ReadReq MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 3546353000 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.demand_mshr_miss_latency::total 3546353000 # number of demand (read+write) MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 3546353000 # number of overall MSHR miss cycles -system.cpu1.icache.overall_mshr_miss_latency::total 3546353000 # number of overall MSHR miss cycles -system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.024019 # mshr miss rate for ReadReq accesses -system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.024019 # mshr miss rate for ReadReq accesses -system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.024019 # mshr miss rate for demand accesses -system.cpu1.icache.demand_mshr_miss_rate::total 0.024019 # mshr miss rate for demand accesses -system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.024019 # mshr miss rate for overall accesses -system.cpu1.icache.overall_mshr_miss_rate::total 0.024019 # mshr miss rate for overall accesses -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11195.992448 # average ReadReq mshr miss latency -system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11195.992448 # average ReadReq mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11195.992448 # average overall mshr miss latency -system.cpu1.icache.demand_avg_mshr_miss_latency::total 11195.992448 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11195.992448 # average overall mshr miss latency -system.cpu1.icache.overall_avg_mshr_miss_latency::total 11195.992448 # average overall mshr miss latency +system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 329196 # number of ReadReq MSHR misses +system.cpu1.icache.ReadReq_mshr_misses::total 329196 # number of ReadReq MSHR misses +system.cpu1.icache.demand_mshr_misses::cpu1.inst 329196 # number of demand (read+write) MSHR misses +system.cpu1.icache.demand_mshr_misses::total 329196 # number of demand (read+write) MSHR misses +system.cpu1.icache.overall_mshr_misses::cpu1.inst 329196 # number of overall MSHR misses +system.cpu1.icache.overall_mshr_misses::total 329196 # number of overall MSHR misses +system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 3688962500 # number of ReadReq MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_latency::total 3688962500 # number of ReadReq MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 3688962500 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.demand_mshr_miss_latency::total 3688962500 # number of demand (read+write) MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 3688962500 # number of overall MSHR miss cycles +system.cpu1.icache.overall_mshr_miss_latency::total 3688962500 # number of overall MSHR miss cycles +system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.024143 # mshr miss rate for ReadReq accesses +system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.024143 # mshr miss rate for ReadReq accesses +system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.024143 # mshr miss rate for demand accesses +system.cpu1.icache.demand_mshr_miss_rate::total 0.024143 # mshr miss rate for demand accesses +system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.024143 # mshr miss rate for overall accesses +system.cpu1.icache.overall_mshr_miss_rate::total 0.024143 # mshr miss rate for overall accesses +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11205.976075 # average ReadReq mshr miss latency +system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 11205.976075 # average ReadReq mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 11205.976075 # average overall mshr miss latency +system.cpu1.icache.demand_avg_mshr_miss_latency::total 11205.976075 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 11205.976075 # average overall mshr miss latency +system.cpu1.icache.overall_avg_mshr_miss_latency::total 11205.976075 # average overall mshr miss latency system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.dcache.replacements 166318 # number of replacements -system.cpu1.dcache.tagsinuse 487.121043 # Cycle average of tags in use -system.cpu1.dcache.total_refs 4017452 # Total number of references to valid blocks. -system.cpu1.dcache.sampled_refs 166830 # Sample count of references to valid blocks. -system.cpu1.dcache.avg_refs 24.081113 # Average number of references to valid blocks. -system.cpu1.dcache.warmup_cycle 63885131000 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.occ_blocks::cpu1.data 487.121043 # Average occupied blocks per requestor -system.cpu1.dcache.occ_percent::cpu1.data 0.951408 # Average percentage of cache occupancy -system.cpu1.dcache.occ_percent::total 0.951408 # Average percentage of cache occupancy -system.cpu1.dcache.ReadReq_hits::cpu1.data 2260833 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 2260833 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 1643465 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 1643465 # number of WriteReq hits -system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 48243 # number of LoadLockedReq hits -system.cpu1.dcache.LoadLockedReq_hits::total 48243 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 50839 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 50839 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 3904298 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 3904298 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 3904298 # number of overall hits -system.cpu1.dcache.overall_hits::total 3904298 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 118301 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 118301 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 62725 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 62725 # number of WriteReq misses -system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 8915 # number of LoadLockedReq misses -system.cpu1.dcache.LoadLockedReq_misses::total 8915 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 5846 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 5846 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 181026 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 181026 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 181026 # number of overall misses -system.cpu1.dcache.overall_misses::total 181026 # number of overall misses -system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 1440550500 # number of ReadReq miss cycles -system.cpu1.dcache.ReadReq_miss_latency::total 1440550500 # number of ReadReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 1113565500 # number of WriteReq miss cycles -system.cpu1.dcache.WriteReq_miss_latency::total 1113565500 # number of WriteReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 81445500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.LoadLockedReq_miss_latency::total 81445500 # number of LoadLockedReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 69062000 # number of StoreCondReq miss cycles -system.cpu1.dcache.StoreCondReq_miss_latency::total 69062000 # number of StoreCondReq miss cycles -system.cpu1.dcache.demand_miss_latency::cpu1.data 2554116000 # number of demand (read+write) miss cycles -system.cpu1.dcache.demand_miss_latency::total 2554116000 # number of demand (read+write) miss cycles -system.cpu1.dcache.overall_miss_latency::cpu1.data 2554116000 # number of overall miss cycles -system.cpu1.dcache.overall_miss_latency::total 2554116000 # number of overall miss cycles -system.cpu1.dcache.ReadReq_accesses::cpu1.data 2379134 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 2379134 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 1706190 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 1706190 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 57158 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.LoadLockedReq_accesses::total 57158 # number of LoadLockedReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 56685 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.StoreCondReq_accesses::total 56685 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 4085324 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 4085324 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 4085324 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 4085324 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.049724 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.049724 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.036763 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.036763 # miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.155971 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.155971 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.103131 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.103131 # miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_miss_rate::cpu1.data 0.044311 # miss rate for demand accesses -system.cpu1.dcache.demand_miss_rate::total 0.044311 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.044311 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.044311 # miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12176.993432 # average ReadReq miss latency -system.cpu1.dcache.ReadReq_avg_miss_latency::total 12176.993432 # average ReadReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 17753.136708 # average WriteReq miss latency -system.cpu1.dcache.WriteReq_avg_miss_latency::total 17753.136708 # average WriteReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9135.782389 # average LoadLockedReq miss latency -system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9135.782389 # average LoadLockedReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 11813.547725 # average StoreCondReq miss latency -system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 11813.547725 # average StoreCondReq miss latency -system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 14109.111398 # average overall miss latency -system.cpu1.dcache.demand_avg_miss_latency::total 14109.111398 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14109.111398 # average overall miss latency -system.cpu1.dcache.overall_avg_miss_latency::total 14109.111398 # average overall miss latency +system.cpu1.dcache.replacements 172786 # number of replacements +system.cpu1.dcache.tagsinuse 487.450805 # Cycle average of tags in use +system.cpu1.dcache.total_refs 4146223 # Total number of references to valid blocks. +system.cpu1.dcache.sampled_refs 173298 # Sample count of references to valid blocks. +system.cpu1.dcache.avg_refs 23.925394 # Average number of references to valid blocks. +system.cpu1.dcache.warmup_cycle 62292634000 # Cycle when the warmup percentage was hit. +system.cpu1.dcache.occ_blocks::cpu1.data 487.450805 # Average occupied blocks per requestor +system.cpu1.dcache.occ_percent::cpu1.data 0.952052 # Average percentage of cache occupancy +system.cpu1.dcache.occ_percent::total 0.952052 # Average percentage of cache occupancy +system.cpu1.dcache.ReadReq_hits::cpu1.data 2329094 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 2329094 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 1699243 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 1699243 # number of WriteReq hits +system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 50220 # number of LoadLockedReq hits +system.cpu1.dcache.LoadLockedReq_hits::total 50220 # number of LoadLockedReq hits +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 52927 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 52927 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 4028337 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 4028337 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 4028337 # number of overall hits +system.cpu1.dcache.overall_hits::total 4028337 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 123236 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 123236 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 64754 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 64754 # number of WriteReq misses +system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 9347 # number of LoadLockedReq misses +system.cpu1.dcache.LoadLockedReq_misses::total 9347 # number of LoadLockedReq misses +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 6143 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 6143 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 187990 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 187990 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 187990 # number of overall misses +system.cpu1.dcache.overall_misses::total 187990 # number of overall misses +system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 1493692000 # number of ReadReq miss cycles +system.cpu1.dcache.ReadReq_miss_latency::total 1493692000 # number of ReadReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 1166299500 # number of WriteReq miss cycles +system.cpu1.dcache.WriteReq_miss_latency::total 1166299500 # number of WriteReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 85390000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.LoadLockedReq_miss_latency::total 85390000 # number of LoadLockedReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 44515500 # number of StoreCondReq miss cycles +system.cpu1.dcache.StoreCondReq_miss_latency::total 44515500 # number of StoreCondReq miss cycles +system.cpu1.dcache.demand_miss_latency::cpu1.data 2659991500 # number of demand (read+write) miss cycles +system.cpu1.dcache.demand_miss_latency::total 2659991500 # number of demand (read+write) miss cycles +system.cpu1.dcache.overall_miss_latency::cpu1.data 2659991500 # number of overall miss cycles +system.cpu1.dcache.overall_miss_latency::total 2659991500 # number of overall miss cycles +system.cpu1.dcache.ReadReq_accesses::cpu1.data 2452330 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 2452330 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 1763997 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 1763997 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 59567 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.LoadLockedReq_accesses::total 59567 # number of LoadLockedReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 59070 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_accesses::total 59070 # number of StoreCondReq accesses(hits+misses) +system.cpu1.dcache.demand_accesses::cpu1.data 4216327 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 4216327 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 4216327 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 4216327 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.050253 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.050253 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.036709 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.036709 # miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.156916 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.156916 # miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.103995 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.103995 # miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_miss_rate::cpu1.data 0.044586 # miss rate for demand accesses +system.cpu1.dcache.demand_miss_rate::total 0.044586 # miss rate for demand accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.044586 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.044586 # miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 12120.581648 # average ReadReq miss latency +system.cpu1.dcache.ReadReq_avg_miss_latency::total 12120.581648 # average ReadReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 18011.234827 # average WriteReq miss latency +system.cpu1.dcache.WriteReq_avg_miss_latency::total 18011.234827 # average WriteReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 9135.551514 # average LoadLockedReq miss latency +system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 9135.551514 # average LoadLockedReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 7246.540778 # average StoreCondReq miss latency +system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 7246.540778 # average StoreCondReq miss latency +system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 14149.643598 # average overall miss latency +system.cpu1.dcache.demand_avg_miss_latency::total 14149.643598 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 14149.643598 # average overall miss latency +system.cpu1.dcache.overall_avg_miss_latency::total 14149.643598 # average overall miss latency system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1141,62 +1299,62 @@ system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 114265 # number of writebacks -system.cpu1.dcache.writebacks::total 114265 # number of writebacks -system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 118301 # number of ReadReq MSHR misses -system.cpu1.dcache.ReadReq_mshr_misses::total 118301 # number of ReadReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 62725 # number of WriteReq MSHR misses -system.cpu1.dcache.WriteReq_mshr_misses::total 62725 # number of WriteReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 8915 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.LoadLockedReq_mshr_misses::total 8915 # number of LoadLockedReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 5846 # number of StoreCondReq MSHR misses -system.cpu1.dcache.StoreCondReq_mshr_misses::total 5846 # number of StoreCondReq MSHR misses -system.cpu1.dcache.demand_mshr_misses::cpu1.data 181026 # number of demand (read+write) MSHR misses -system.cpu1.dcache.demand_mshr_misses::total 181026 # number of demand (read+write) MSHR misses -system.cpu1.dcache.overall_mshr_misses::cpu1.data 181026 # number of overall MSHR misses -system.cpu1.dcache.overall_mshr_misses::total 181026 # number of overall MSHR misses -system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1203948500 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1203948500 # number of ReadReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 988115500 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.WriteReq_mshr_miss_latency::total 988115500 # number of WriteReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 63615500 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 63615500 # number of LoadLockedReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 57370000 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 57370000 # number of StoreCondReq MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2192064000 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.demand_mshr_miss_latency::total 2192064000 # number of demand (read+write) MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2192064000 # number of overall MSHR miss cycles -system.cpu1.dcache.overall_mshr_miss_latency::total 2192064000 # number of overall MSHR miss cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 19387500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 19387500 # number of ReadReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 713392500 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 713392500 # number of WriteReq MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 732780000 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.overall_mshr_uncacheable_latency::total 732780000 # number of overall MSHR uncacheable cycles -system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.049724 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.049724 # mshr miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.036763 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.036763 # mshr miss rate for WriteReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.155971 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.155971 # mshr miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.103131 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.103131 # mshr miss rate for StoreCondReq accesses -system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.044311 # mshr miss rate for demand accesses -system.cpu1.dcache.demand_mshr_miss_rate::total 0.044311 # mshr miss rate for demand accesses -system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.044311 # mshr miss rate for overall accesses -system.cpu1.dcache.overall_mshr_miss_rate::total 0.044311 # mshr miss rate for overall accesses -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 10176.993432 # average ReadReq mshr miss latency -system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10176.993432 # average ReadReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 15753.136708 # average WriteReq mshr miss latency -system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15753.136708 # average WriteReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7135.782389 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7135.782389 # average LoadLockedReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 9813.547725 # average StoreCondReq mshr miss latency -system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 9813.547725 # average StoreCondReq mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12109.111398 # average overall mshr miss latency -system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12109.111398 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12109.111398 # average overall mshr miss latency -system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12109.111398 # average overall mshr miss latency +system.cpu1.dcache.writebacks::writebacks 119115 # number of writebacks +system.cpu1.dcache.writebacks::total 119115 # number of writebacks +system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 123236 # number of ReadReq MSHR misses +system.cpu1.dcache.ReadReq_mshr_misses::total 123236 # number of ReadReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 64754 # number of WriteReq MSHR misses +system.cpu1.dcache.WriteReq_mshr_misses::total 64754 # number of WriteReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 9347 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.LoadLockedReq_mshr_misses::total 9347 # number of LoadLockedReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 6143 # number of StoreCondReq MSHR misses +system.cpu1.dcache.StoreCondReq_mshr_misses::total 6143 # number of StoreCondReq MSHR misses +system.cpu1.dcache.demand_mshr_misses::cpu1.data 187990 # number of demand (read+write) MSHR misses +system.cpu1.dcache.demand_mshr_misses::total 187990 # number of demand (read+write) MSHR misses +system.cpu1.dcache.overall_mshr_misses::cpu1.data 187990 # number of overall MSHR misses +system.cpu1.dcache.overall_mshr_misses::total 187990 # number of overall MSHR misses +system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 1247220000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1247220000 # number of ReadReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 1036791500 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.WriteReq_mshr_miss_latency::total 1036791500 # number of WriteReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 66696000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 66696000 # number of LoadLockedReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 32229500 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 32229500 # number of StoreCondReq MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 2284011500 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.demand_mshr_miss_latency::total 2284011500 # number of demand (read+write) MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 2284011500 # number of overall MSHR miss cycles +system.cpu1.dcache.overall_mshr_miss_latency::total 2284011500 # number of overall MSHR miss cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 19381000 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 19381000 # number of ReadReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 723171500 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 723171500 # number of WriteReq MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 742552500 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.overall_mshr_uncacheable_latency::total 742552500 # number of overall MSHR uncacheable cycles +system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.050253 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.050253 # mshr miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.036709 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.036709 # mshr miss rate for WriteReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.156916 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.156916 # mshr miss rate for LoadLockedReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.103995 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.103995 # mshr miss rate for StoreCondReq accesses +system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.044586 # mshr miss rate for demand accesses +system.cpu1.dcache.demand_mshr_miss_rate::total 0.044586 # mshr miss rate for demand accesses +system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.044586 # mshr miss rate for overall accesses +system.cpu1.dcache.overall_mshr_miss_rate::total 0.044586 # mshr miss rate for overall accesses +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 10120.581648 # average ReadReq mshr miss latency +system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 10120.581648 # average ReadReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 16011.234827 # average WriteReq mshr miss latency +system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 16011.234827 # average WriteReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 7135.551514 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 7135.551514 # average LoadLockedReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 5246.540778 # average StoreCondReq mshr miss latency +system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 5246.540778 # average StoreCondReq mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 12149.643598 # average overall mshr miss latency +system.cpu1.dcache.demand_avg_mshr_miss_latency::total 12149.643598 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 12149.643598 # average overall mshr miss latency +system.cpu1.dcache.overall_avg_mshr_miss_latency::total 12149.643598 # average overall mshr miss latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency diff --git a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt index 369a1e336..997f2e448 100644 --- a/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/alpha/linux/tsunami-simple-timing/stats.txt @@ -1,52 +1,210 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 1.914421 # Number of seconds simulated -sim_ticks 1914420945000 # Number of ticks simulated -final_tick 1914420945000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 1.910582 # Number of seconds simulated +sim_ticks 1910582068000 # Number of ticks simulated +final_tick 1910582068000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1299276 # Simulator instruction rate (inst/s) -host_op_rate 1299275 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 44286723014 # Simulator tick rate (ticks/s) -host_mem_usage 288696 # Number of bytes of host memory used -host_seconds 43.23 # Real time elapsed on the host -sim_insts 56164879 # Number of instructions simulated -sim_ops 56164879 # Number of ops (including micro ops) simulated +host_inst_rate 1092208 # Simulator instruction rate (inst/s) +host_op_rate 1092208 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 37180157619 # Simulator tick rate (ticks/s) +host_mem_usage 321564 # Number of bytes of host memory used +host_seconds 51.39 # Real time elapsed on the host +sim_insts 56125446 # Number of instructions simulated +sim_ops 56125446 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 850560 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 24860096 # Number of bytes read from this memory -system.physmem.bytes_read::tsunami.ide 2652096 # Number of bytes read from this memory -system.physmem.bytes_read::total 28362752 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 24847488 # Number of bytes read from this memory +system.physmem.bytes_read::tsunami.ide 2652352 # Number of bytes read from this memory +system.physmem.bytes_read::total 28350400 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 850560 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 850560 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 7404800 # Number of bytes written to this memory -system.physmem.bytes_written::total 7404800 # Number of bytes written to this memory +system.physmem.bytes_written::writebacks 7392192 # Number of bytes written to this memory +system.physmem.bytes_written::total 7392192 # Number of bytes written to this memory system.physmem.num_reads::cpu.inst 13290 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 388439 # Number of read requests responded to by this memory -system.physmem.num_reads::tsunami.ide 41439 # Number of read requests responded to by this memory -system.physmem.num_reads::total 443168 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 115700 # Number of write requests responded to by this memory -system.physmem.num_writes::total 115700 # Number of write requests responded to by this memory -system.physmem.bw_read::cpu.inst 444291 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 12985700 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::tsunami.ide 1385325 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 14815316 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 444291 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 444291 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 3867906 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 3867906 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 3867906 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 444291 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 12985700 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::tsunami.ide 1385325 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 18683222 # Total bandwidth to/from this memory (bytes/s) +system.physmem.num_reads::cpu.data 388242 # Number of read requests responded to by this memory +system.physmem.num_reads::tsunami.ide 41443 # Number of read requests responded to by this memory +system.physmem.num_reads::total 442975 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 115503 # Number of write requests responded to by this memory +system.physmem.num_writes::total 115503 # Number of write requests responded to by this memory +system.physmem.bw_read::cpu.inst 445184 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 13005193 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::tsunami.ide 1388243 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 14838619 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 445184 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 445184 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 3869078 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 3869078 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 3869078 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 445184 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 13005193 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::tsunami.ide 1388243 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 18707698 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 442975 # Total number of read requests seen +system.physmem.writeReqs 115503 # Total number of write requests seen +system.physmem.cpureqs 559567 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 28350400 # Total number of bytes read from memory +system.physmem.bytesWritten 7392192 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 28350400 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 7392192 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 51 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 130 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 28021 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 27576 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 27724 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 27399 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 28096 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 27946 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 27736 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 27622 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 27577 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 27238 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 27723 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 27886 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 27600 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 27483 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 27641 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 27656 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 7552 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 7244 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 7137 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 6901 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 7584 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 7386 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 7208 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 7095 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 7184 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 6832 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 7257 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 7441 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 7265 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 7126 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 7165 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 7126 # Track writes on a per bank basis +system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry +system.physmem.numWrRetry 404 # Number of times wr buffer was full causing retry +system.physmem.totGap 1910570168000 # Total gap between requests +system.physmem.readPktSize::0 0 # Categorize read packet sizes +system.physmem.readPktSize::1 0 # Categorize read packet sizes +system.physmem.readPktSize::2 0 # Categorize read packet sizes +system.physmem.readPktSize::3 0 # Categorize read packet sizes +system.physmem.readPktSize::4 0 # Categorize read packet sizes +system.physmem.readPktSize::5 0 # Categorize read packet sizes +system.physmem.readPktSize::6 442975 # Categorize read packet sizes +system.physmem.readPktSize::7 0 # Categorize read packet sizes +system.physmem.readPktSize::8 0 # Categorize read packet sizes +system.physmem.writePktSize::0 0 # categorize write packet sizes +system.physmem.writePktSize::1 0 # categorize write packet sizes +system.physmem.writePktSize::2 0 # categorize write packet sizes +system.physmem.writePktSize::3 0 # categorize write packet sizes +system.physmem.writePktSize::4 0 # categorize write packet sizes +system.physmem.writePktSize::5 0 # categorize write packet sizes +system.physmem.writePktSize::6 115907 # categorize write packet sizes +system.physmem.writePktSize::7 0 # categorize write packet sizes +system.physmem.writePktSize::8 0 # categorize write packet sizes +system.physmem.neitherpktsize::0 0 # categorize neither packet sizes +system.physmem.neitherpktsize::1 0 # categorize neither packet sizes +system.physmem.neitherpktsize::2 0 # categorize neither packet sizes +system.physmem.neitherpktsize::3 0 # categorize neither packet sizes +system.physmem.neitherpktsize::4 0 # categorize neither packet sizes +system.physmem.neitherpktsize::5 0 # categorize neither packet sizes +system.physmem.neitherpktsize::6 130 # categorize neither packet sizes +system.physmem.neitherpktsize::7 0 # categorize neither packet sizes +system.physmem.neitherpktsize::8 0 # categorize neither packet sizes +system.physmem.rdQLenPdf::0 404639 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 7455 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 5269 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 2334 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 2835 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 2403 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 1793 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 2009 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 1658 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 1931 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 1592 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 1535 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 1623 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 1782 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 1204 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 1459 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 903 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 267 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 130 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 101 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 2 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see +system.physmem.wrQLenPdf::0 4142 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 4753 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 4845 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 4893 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 4973 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 4987 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 5015 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 5016 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 5017 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 5022 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 5022 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 5022 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 5022 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 5022 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 5022 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 5022 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 5022 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 5022 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 5022 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 5022 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 5021 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 5021 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 5021 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 880 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 269 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 177 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 129 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 49 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 35 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 7 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 6 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 5 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.totQLat 2804911869 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 10779125869 # Sum of mem lat for all requests +system.physmem.totBusLat 1771696000 # Total cycles spent in databus access +system.physmem.totBankLat 6202518000 # Total cycles spent in bank access +system.physmem.avgQLat 6332.72 # Average queueing delay per request +system.physmem.avgBankLat 14003.57 # Average bank access latency per request +system.physmem.avgBusLat 4000.00 # Average bus latency per request +system.physmem.avgMemAccLat 24336.29 # Average memory access latency +system.physmem.avgRdBW 14.84 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 3.87 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 14.84 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 3.87 # Average consumed write bandwidth in MB/s +system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 0.12 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.01 # Average read queue length over time +system.physmem.avgWrQLen 14.48 # Average write queue length over time +system.physmem.readRowHits 423327 # Number of row buffer hits during reads +system.physmem.writeRowHits 74914 # Number of row buffer hits during writes +system.physmem.readRowHitRate 95.58 # Row buffer hit rate for reads +system.physmem.writeRowHitRate 64.86 # Row buffer hit rate for writes +system.physmem.avgGap 3421030.31 # Average gap between requests system.iocache.replacements 41685 # number of replacements -system.iocache.tagsinuse 1.347664 # Cycle average of tags in use +system.iocache.tagsinuse 1.342666 # Cycle average of tags in use system.iocache.total_refs 0 # Total number of references to valid blocks. system.iocache.sampled_refs 41701 # Sample count of references to valid blocks. system.iocache.avg_refs 0 # Average number of references to valid blocks. -system.iocache.warmup_cycle 1748614160000 # Cycle when the warmup percentage was hit. -system.iocache.occ_blocks::tsunami.ide 1.347664 # Average occupied blocks per requestor -system.iocache.occ_percent::tsunami.ide 0.084229 # Average percentage of cache occupancy -system.iocache.occ_percent::total 0.084229 # Average percentage of cache occupancy +system.iocache.warmup_cycle 1745691885000 # Cycle when the warmup percentage was hit. +system.iocache.occ_blocks::tsunami.ide 1.342666 # Average occupied blocks per requestor +system.iocache.occ_percent::tsunami.ide 0.083917 # Average percentage of cache occupancy +system.iocache.occ_percent::total 0.083917 # Average percentage of cache occupancy system.iocache.ReadReq_misses::tsunami.ide 173 # number of ReadReq misses system.iocache.ReadReq_misses::total 173 # number of ReadReq misses system.iocache.WriteReq_misses::tsunami.ide 41552 # number of WriteReq misses @@ -55,14 +213,14 @@ system.iocache.demand_misses::tsunami.ide 41725 # n system.iocache.demand_misses::total 41725 # number of demand (read+write) misses system.iocache.overall_misses::tsunami.ide 41725 # number of overall misses system.iocache.overall_misses::total 41725 # number of overall misses -system.iocache.ReadReq_miss_latency::tsunami.ide 20672998 # number of ReadReq miss cycles -system.iocache.ReadReq_miss_latency::total 20672998 # number of ReadReq miss cycles -system.iocache.WriteReq_miss_latency::tsunami.ide 11444054806 # number of WriteReq miss cycles -system.iocache.WriteReq_miss_latency::total 11444054806 # number of WriteReq miss cycles -system.iocache.demand_miss_latency::tsunami.ide 11464727804 # number of demand (read+write) miss cycles -system.iocache.demand_miss_latency::total 11464727804 # number of demand (read+write) miss cycles -system.iocache.overall_miss_latency::tsunami.ide 11464727804 # number of overall miss cycles -system.iocache.overall_miss_latency::total 11464727804 # number of overall miss cycles +system.iocache.ReadReq_miss_latency::tsunami.ide 20927998 # number of ReadReq miss cycles +system.iocache.ReadReq_miss_latency::total 20927998 # number of ReadReq miss cycles +system.iocache.WriteReq_miss_latency::tsunami.ide 9475235806 # number of WriteReq miss cycles +system.iocache.WriteReq_miss_latency::total 9475235806 # number of WriteReq miss cycles +system.iocache.demand_miss_latency::tsunami.ide 9496163804 # number of demand (read+write) miss cycles +system.iocache.demand_miss_latency::total 9496163804 # number of demand (read+write) miss cycles +system.iocache.overall_miss_latency::tsunami.ide 9496163804 # number of overall miss cycles +system.iocache.overall_miss_latency::total 9496163804 # number of overall miss cycles system.iocache.ReadReq_accesses::tsunami.ide 173 # number of ReadReq accesses(hits+misses) system.iocache.ReadReq_accesses::total 173 # number of ReadReq accesses(hits+misses) system.iocache.WriteReq_accesses::tsunami.ide 41552 # number of WriteReq accesses(hits+misses) @@ -79,19 +237,19 @@ system.iocache.demand_miss_rate::tsunami.ide 1 system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::tsunami.ide 1 # miss rate for overall accesses system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses -system.iocache.ReadReq_avg_miss_latency::tsunami.ide 119497.098266 # average ReadReq miss latency -system.iocache.ReadReq_avg_miss_latency::total 119497.098266 # average ReadReq miss latency -system.iocache.WriteReq_avg_miss_latency::tsunami.ide 275415.258134 # average WriteReq miss latency -system.iocache.WriteReq_avg_miss_latency::total 275415.258134 # average WriteReq miss latency -system.iocache.demand_avg_miss_latency::tsunami.ide 274768.790989 # average overall miss latency -system.iocache.demand_avg_miss_latency::total 274768.790989 # average overall miss latency -system.iocache.overall_avg_miss_latency::tsunami.ide 274768.790989 # average overall miss latency -system.iocache.overall_avg_miss_latency::total 274768.790989 # average overall miss latency -system.iocache.blocked_cycles::no_mshrs 199052 # number of cycles access was blocked +system.iocache.ReadReq_avg_miss_latency::tsunami.ide 120971.086705 # average ReadReq miss latency +system.iocache.ReadReq_avg_miss_latency::total 120971.086705 # average ReadReq miss latency +system.iocache.WriteReq_avg_miss_latency::tsunami.ide 228033.206729 # average WriteReq miss latency +system.iocache.WriteReq_avg_miss_latency::total 228033.206729 # average WriteReq miss latency +system.iocache.demand_avg_miss_latency::tsunami.ide 227589.306267 # average overall miss latency +system.iocache.demand_avg_miss_latency::total 227589.306267 # average overall miss latency +system.iocache.overall_avg_miss_latency::tsunami.ide 227589.306267 # average overall miss latency +system.iocache.overall_avg_miss_latency::total 227589.306267 # average overall miss latency +system.iocache.blocked_cycles::no_mshrs 189601 # number of cycles access was blocked system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.iocache.blocked::no_mshrs 24614 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 23064 # number of cycles access was blocked system.iocache.blocked::no_targets 0 # number of cycles access was blocked -system.iocache.avg_blocked_cycles::no_mshrs 8.086942 # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_mshrs 8.220647 # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed @@ -105,14 +263,14 @@ system.iocache.demand_mshr_misses::tsunami.ide 41725 system.iocache.demand_mshr_misses::total 41725 # number of demand (read+write) MSHR misses system.iocache.overall_mshr_misses::tsunami.ide 41725 # number of overall MSHR misses system.iocache.overall_mshr_misses::total 41725 # number of overall MSHR misses -system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 11676998 # number of ReadReq MSHR miss cycles -system.iocache.ReadReq_mshr_miss_latency::total 11676998 # number of ReadReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 9283350806 # number of WriteReq MSHR miss cycles -system.iocache.WriteReq_mshr_miss_latency::total 9283350806 # number of WriteReq MSHR miss cycles -system.iocache.demand_mshr_miss_latency::tsunami.ide 9295027804 # number of demand (read+write) MSHR miss cycles -system.iocache.demand_mshr_miss_latency::total 9295027804 # number of demand (read+write) MSHR miss cycles -system.iocache.overall_mshr_miss_latency::tsunami.ide 9295027804 # number of overall MSHR miss cycles -system.iocache.overall_mshr_miss_latency::total 9295027804 # number of overall MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::tsunami.ide 11931000 # number of ReadReq MSHR miss cycles +system.iocache.ReadReq_mshr_miss_latency::total 11931000 # number of ReadReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::tsunami.ide 7312468500 # number of WriteReq MSHR miss cycles +system.iocache.WriteReq_mshr_miss_latency::total 7312468500 # number of WriteReq MSHR miss cycles +system.iocache.demand_mshr_miss_latency::tsunami.ide 7324399500 # number of demand (read+write) MSHR miss cycles +system.iocache.demand_mshr_miss_latency::total 7324399500 # number of demand (read+write) MSHR miss cycles +system.iocache.overall_mshr_miss_latency::tsunami.ide 7324399500 # number of overall MSHR miss cycles +system.iocache.overall_mshr_miss_latency::total 7324399500 # number of overall MSHR miss cycles system.iocache.ReadReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for ReadReq accesses system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses system.iocache.WriteReq_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for WriteReq accesses @@ -121,14 +279,14 @@ system.iocache.demand_mshr_miss_rate::tsunami.ide 1 system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses system.iocache.overall_mshr_miss_rate::tsunami.ide 1 # mshr miss rate for overall accesses system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 67497.098266 # average ReadReq mshr miss latency -system.iocache.ReadReq_avg_mshr_miss_latency::total 67497.098266 # average ReadReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 223415.258134 # average WriteReq mshr miss latency -system.iocache.WriteReq_avg_mshr_miss_latency::total 223415.258134 # average WriteReq mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 222768.790989 # average overall mshr miss latency -system.iocache.demand_avg_mshr_miss_latency::total 222768.790989 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 222768.790989 # average overall mshr miss latency -system.iocache.overall_avg_mshr_miss_latency::total 222768.790989 # average overall mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::tsunami.ide 68965.317919 # average ReadReq mshr miss latency +system.iocache.ReadReq_avg_mshr_miss_latency::total 68965.317919 # average ReadReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::tsunami.ide 175983.550732 # average WriteReq mshr miss latency +system.iocache.WriteReq_avg_mshr_miss_latency::total 175983.550732 # average WriteReq mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::tsunami.ide 175539.832235 # average overall mshr miss latency +system.iocache.demand_avg_mshr_miss_latency::total 175539.832235 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::tsunami.ide 175539.832235 # average overall mshr miss latency +system.iocache.overall_avg_mshr_miss_latency::total 175539.832235 # average overall mshr miss latency system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate system.disk0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). system.disk0.dma_read_bytes 1024 # Number of bytes transfered via DMA reads (not PRD). @@ -146,22 +304,22 @@ system.cpu.dtb.fetch_hits 0 # IT system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 9062432 # DTB read hits +system.cpu.dtb.read_hits 9055970 # DTB read hits system.cpu.dtb.read_misses 10329 # DTB read misses system.cpu.dtb.read_acv 210 # DTB read access violations system.cpu.dtb.read_accesses 728856 # DTB read accesses -system.cpu.dtb.write_hits 6354530 # DTB write hits +system.cpu.dtb.write_hits 6351685 # DTB write hits system.cpu.dtb.write_misses 1142 # DTB write misses system.cpu.dtb.write_acv 157 # DTB write access violations system.cpu.dtb.write_accesses 291931 # DTB write accesses -system.cpu.dtb.data_hits 15416962 # DTB hits +system.cpu.dtb.data_hits 15407655 # DTB hits system.cpu.dtb.data_misses 11471 # DTB misses system.cpu.dtb.data_acv 367 # DTB access violations system.cpu.dtb.data_accesses 1020787 # DTB accesses -system.cpu.itb.fetch_hits 4974475 # ITB hits +system.cpu.itb.fetch_hits 4974178 # ITB hits system.cpu.itb.fetch_misses 5006 # ITB misses system.cpu.itb.fetch_acv 184 # ITB acv -system.cpu.itb.fetch_accesses 4979481 # ITB accesses +system.cpu.itb.fetch_accesses 4979184 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -174,51 +332,51 @@ system.cpu.itb.data_hits 0 # DT system.cpu.itb.data_misses 0 # DTB misses system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses -system.cpu.numCycles 3828841890 # number of cpu cycles simulated +system.cpu.numCycles 3821164136 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 56164879 # Number of instructions committed -system.cpu.committedOps 56164879 # Number of ops (including micro ops) committed -system.cpu.num_int_alu_accesses 52037464 # Number of integer alu accesses +system.cpu.committedInsts 56125446 # Number of instructions committed +system.cpu.committedOps 56125446 # Number of ops (including micro ops) committed +system.cpu.num_int_alu_accesses 51999916 # Number of integer alu accesses system.cpu.num_fp_alu_accesses 324393 # Number of float alu accesses -system.cpu.num_func_calls 1482804 # number of times a function call or return occured -system.cpu.num_conditional_control_insts 6466141 # number of instructions that are conditional controls -system.cpu.num_int_insts 52037464 # number of integer instructions +system.cpu.num_func_calls 1482010 # number of times a function call or return occured +system.cpu.num_conditional_control_insts 6463546 # number of instructions that are conditional controls +system.cpu.num_int_insts 51999916 # number of integer instructions system.cpu.num_fp_insts 324393 # number of float instructions -system.cpu.num_int_register_reads 71294843 # number of times the integer registers were read -system.cpu.num_int_register_writes 38508157 # number of times the integer registers were written +system.cpu.num_int_register_reads 71242345 # number of times the integer registers were read +system.cpu.num_int_register_writes 38476410 # number of times the integer registers were written system.cpu.num_fp_register_reads 163609 # number of times the floating registers were read system.cpu.num_fp_register_writes 166486 # number of times the floating registers were written -system.cpu.num_mem_refs 15469580 # number of memory refs -system.cpu.num_load_insts 9099291 # Number of load instructions -system.cpu.num_store_insts 6370289 # Number of store instructions -system.cpu.num_idle_cycles 3589214946.998125 # Number of idle cycles -system.cpu.num_busy_cycles 239626943.001875 # Number of busy cycles -system.cpu.not_idle_fraction 0.062585 # Percentage of non-idle cycles -system.cpu.idle_fraction 0.937415 # Percentage of idle cycles +system.cpu.num_mem_refs 15460271 # number of memory refs +system.cpu.num_load_insts 9092827 # Number of load instructions +system.cpu.num_store_insts 6367444 # Number of store instructions +system.cpu.num_idle_cycles 3587332264.998123 # Number of idle cycles +system.cpu.num_busy_cycles 233831871.001878 # Number of busy cycles +system.cpu.not_idle_fraction 0.061194 # Percentage of non-idle cycles +system.cpu.idle_fraction 0.938806 # Percentage of idle cycles system.cpu.kern.inst.arm 0 # number of arm instructions executed -system.cpu.kern.inst.quiesce 6379 # number of quiesce instructions executed -system.cpu.kern.inst.hwrei 211993 # number of hwrei instructions executed -system.cpu.kern.ipl_count::0 74900 40.89% 40.89% # number of times we switched to this ipl -system.cpu.kern.ipl_count::21 133 0.07% 40.96% # number of times we switched to this ipl +system.cpu.kern.inst.quiesce 6378 # number of quiesce instructions executed +system.cpu.kern.inst.hwrei 211969 # number of hwrei instructions executed +system.cpu.kern.ipl_count::0 74892 40.89% 40.89% # number of times we switched to this ipl +system.cpu.kern.ipl_count::21 131 0.07% 40.96% # number of times we switched to this ipl system.cpu.kern.ipl_count::22 1930 1.05% 42.02% # number of times we switched to this ipl -system.cpu.kern.ipl_count::31 106213 57.98% 100.00% # number of times we switched to this ipl -system.cpu.kern.ipl_count::total 183176 # number of times we switched to this ipl -system.cpu.kern.ipl_good::0 73533 49.31% 49.31% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::21 133 0.09% 49.40% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_count::31 106200 57.98% 100.00% # number of times we switched to this ipl +system.cpu.kern.ipl_count::total 183153 # number of times we switched to this ipl +system.cpu.kern.ipl_good::0 73525 49.31% 49.31% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::21 131 0.09% 49.40% # number of times we switched to this ipl from a different ipl system.cpu.kern.ipl_good::22 1930 1.29% 50.69% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::31 73534 49.31% 100.00% # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_good::total 149130 # number of times we switched to this ipl from a different ipl -system.cpu.kern.ipl_ticks::0 1856400078000 96.97% 96.97% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::21 92059500 0.00% 96.97% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::22 736279500 0.04% 97.01% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::31 57191794000 2.99% 100.00% # number of cycles we spent at this ipl -system.cpu.kern.ipl_ticks::total 1914420211000 # number of cycles we spent at this ipl -system.cpu.kern.ipl_used::0 0.981749 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_good::31 73525 49.31% 100.00% # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_good::total 149111 # number of times we switched to this ipl from a different ipl +system.cpu.kern.ipl_ticks::0 1855918085500 97.14% 97.14% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::21 91164500 0.00% 97.14% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::22 736454000 0.04% 97.18% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::31 53835630000 2.82% 100.00% # number of cycles we spent at this ipl +system.cpu.kern.ipl_ticks::total 1910581334000 # number of cycles we spent at this ipl +system.cpu.kern.ipl_used::0 0.981747 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::21 1 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::22 1 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.ipl_used::31 0.692326 # fraction of swpipl calls that actually changed the ipl -system.cpu.kern.ipl_used::total 0.814135 # fraction of swpipl calls that actually changed the ipl +system.cpu.kern.ipl_used::total 0.814134 # fraction of swpipl calls that actually changed the ipl system.cpu.kern.syscall::2 8 2.45% 2.45% # number of syscalls executed system.cpu.kern.syscall::3 30 9.20% 11.66% # number of syscalls executed system.cpu.kern.syscall::4 4 1.23% 12.88% # number of syscalls executed @@ -254,32 +412,32 @@ system.cpu.kern.callpal::cserve 1 0.00% 0.00% # nu system.cpu.kern.callpal::wrmces 1 0.00% 0.00% # number of callpals executed system.cpu.kern.callpal::wrfen 1 0.00% 0.00% # number of callpals executed system.cpu.kern.callpal::wrvptptr 1 0.00% 0.00% # number of callpals executed -system.cpu.kern.callpal::swpctx 4176 2.16% 2.17% # number of callpals executed -system.cpu.kern.callpal::tbi 54 0.03% 2.19% # number of callpals executed +system.cpu.kern.callpal::swpctx 4176 2.17% 2.17% # number of callpals executed +system.cpu.kern.callpal::tbi 54 0.03% 2.20% # number of callpals executed system.cpu.kern.callpal::wrent 7 0.00% 2.20% # number of callpals executed -system.cpu.kern.callpal::swpipl 175957 91.22% 93.41% # number of callpals executed -system.cpu.kern.callpal::rdps 6832 3.54% 96.96% # number of callpals executed +system.cpu.kern.callpal::swpipl 175936 91.22% 93.42% # number of callpals executed +system.cpu.kern.callpal::rdps 6831 3.54% 96.96% # number of callpals executed system.cpu.kern.callpal::wrkgp 1 0.00% 96.96% # number of callpals executed system.cpu.kern.callpal::wrusp 7 0.00% 96.96% # number of callpals executed system.cpu.kern.callpal::rdusp 9 0.00% 96.97% # number of callpals executed system.cpu.kern.callpal::whami 2 0.00% 96.97% # number of callpals executed -system.cpu.kern.callpal::rti 5156 2.67% 99.64% # number of callpals executed +system.cpu.kern.callpal::rti 5155 2.67% 99.64% # number of callpals executed system.cpu.kern.callpal::callsys 515 0.27% 99.91% # number of callpals executed system.cpu.kern.callpal::imb 181 0.09% 100.00% # number of callpals executed -system.cpu.kern.callpal::total 192901 # number of callpals executed +system.cpu.kern.callpal::total 192878 # number of callpals executed system.cpu.kern.mode_switch::kernel 5901 # number of protection mode switches -system.cpu.kern.mode_switch::user 1740 # number of protection mode switches -system.cpu.kern.mode_switch::idle 2097 # number of protection mode switches -system.cpu.kern.mode_good::kernel 1910 -system.cpu.kern.mode_good::user 1740 +system.cpu.kern.mode_switch::user 1741 # number of protection mode switches +system.cpu.kern.mode_switch::idle 2096 # number of protection mode switches +system.cpu.kern.mode_good::kernel 1911 +system.cpu.kern.mode_good::user 1741 system.cpu.kern.mode_good::idle 170 -system.cpu.kern.mode_switch_good::kernel 0.323674 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::kernel 0.323843 # fraction of useful protection mode switches system.cpu.kern.mode_switch_good::user 1 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::idle 0.081068 # fraction of useful protection mode switches -system.cpu.kern.mode_switch_good::total 0.392278 # fraction of useful protection mode switches -system.cpu.kern.mode_ticks::kernel 45169028500 2.36% 2.36% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::user 5015931500 0.26% 2.62% # number of ticks spent at the given mode -system.cpu.kern.mode_ticks::idle 1864235249000 97.38% 100.00% # number of ticks spent at the given mode +system.cpu.kern.mode_switch_good::idle 0.081107 # fraction of useful protection mode switches +system.cpu.kern.mode_switch_good::total 0.392483 # fraction of useful protection mode switches +system.cpu.kern.mode_ticks::kernel 45587423000 2.39% 2.39% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::user 5075517000 0.27% 2.65% # number of ticks spent at the given mode +system.cpu.kern.mode_ticks::idle 1859918392000 97.35% 100.00% # number of ticks spent at the given mode system.cpu.kern.swap_context 4177 # number of times the context was actually changed system.tsunami.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.tsunami.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA @@ -312,51 +470,51 @@ system.tsunami.ethernet.totalRxOrn 0 # to system.tsunami.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.tsunami.ethernet.postedInterrupts 0 # number of posts to CPU system.tsunami.ethernet.droppedPackets 0 # number of packets dropped -system.cpu.icache.replacements 927876 # number of replacements -system.cpu.icache.tagsinuse 508.762321 # Cycle average of tags in use -system.cpu.icache.total_refs 55248171 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 928387 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 59.509850 # Average number of references to valid blocks. -system.cpu.icache.warmup_cycle 35489468000 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 508.762321 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.993676 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.993676 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 55248171 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 55248171 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 55248171 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 55248171 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 55248171 # number of overall hits -system.cpu.icache.overall_hits::total 55248171 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 928547 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 928547 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 928547 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 928547 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 928547 # number of overall misses -system.cpu.icache.overall_misses::total 928547 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 12629515000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 12629515000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 12629515000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 12629515000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 12629515000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 12629515000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 56176718 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 56176718 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 56176718 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 56176718 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 56176718 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 56176718 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.016529 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.016529 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.016529 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.016529 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.016529 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.016529 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13601.373975 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 13601.373975 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 13601.373975 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 13601.373975 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 13601.373975 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 13601.373975 # average overall miss latency +system.cpu.icache.replacements 927460 # number of replacements +system.cpu.icache.tagsinuse 509.121498 # Cycle average of tags in use +system.cpu.icache.total_refs 55209154 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 927971 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 59.494482 # Average number of references to valid blocks. +system.cpu.icache.warmup_cycle 32120759000 # Cycle when the warmup percentage was hit. +system.cpu.icache.occ_blocks::cpu.inst 509.121498 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.994378 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.994378 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 55209154 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 55209154 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 55209154 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 55209154 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 55209154 # number of overall hits +system.cpu.icache.overall_hits::total 55209154 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 928131 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 928131 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 928131 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 928131 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 928131 # number of overall misses +system.cpu.icache.overall_misses::total 928131 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 12666318500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 12666318500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 12666318500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 12666318500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 12666318500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 12666318500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 56137285 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 56137285 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 56137285 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 56137285 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 56137285 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 56137285 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.016533 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.016533 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.016533 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.016533 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.016533 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.016533 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13647.123628 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 13647.123628 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 13647.123628 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 13647.123628 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 13647.123628 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 13647.123628 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -365,104 +523,104 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 928547 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 928547 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 928547 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 928547 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 928547 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 928547 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 10772421000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 10772421000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 10772421000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 10772421000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 10772421000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 10772421000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.016529 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.016529 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.016529 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.016529 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.016529 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.016529 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11601.373975 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11601.373975 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11601.373975 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 11601.373975 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11601.373975 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 11601.373975 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 928131 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 928131 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 928131 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 928131 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 928131 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 928131 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 10810056500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 10810056500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 10810056500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 10810056500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 10810056500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 10810056500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.016533 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.016533 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.016533 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.016533 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.016533 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.016533 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11647.123628 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11647.123628 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11647.123628 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 11647.123628 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11647.123628 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 11647.123628 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.dcache.replacements 1390620 # number of replacements -system.cpu.dcache.tagsinuse 511.980059 # Cycle average of tags in use -system.cpu.dcache.total_refs 14044869 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 1391132 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 10.096000 # Average number of references to valid blocks. -system.cpu.dcache.warmup_cycle 99394000 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 511.980059 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.999961 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.999961 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 7812084 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 7812084 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 5850550 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 5850550 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 182982 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 182982 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 199236 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 199236 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 13662634 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 13662634 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 13662634 # number of overall hits -system.cpu.dcache.overall_hits::total 13662634 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 1069478 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 1069478 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 304397 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 304397 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 17275 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 17275 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 1373875 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1373875 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1373875 # number of overall misses -system.cpu.dcache.overall_misses::total 1373875 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 25328737500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 25328737500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 8866760500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 8866760500 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 227305000 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 227305000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 34195498000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 34195498000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 34195498000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 34195498000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 8881562 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 8881562 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 6154947 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 6154947 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 200257 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 200257 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 199236 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 199236 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 15036509 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 15036509 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 15036509 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 15036509 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.120416 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.120416 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.049456 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.049456 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.086264 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.086264 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.091369 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.091369 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.091369 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.091369 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 23683.271185 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 23683.271185 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 29128.935239 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 29128.935239 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13158.031838 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13158.031838 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 24889.817487 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 24889.817487 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 24889.817487 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 24889.817487 # average overall miss latency +system.cpu.dcache.replacements 1389800 # number of replacements +system.cpu.dcache.tagsinuse 511.980808 # Cycle average of tags in use +system.cpu.dcache.total_refs 14036386 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 1390312 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 10.095853 # Average number of references to valid blocks. +system.cpu.dcache.warmup_cycle 93442000 # Cycle when the warmup percentage was hit. +system.cpu.dcache.occ_blocks::cpu.data 511.980808 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.999963 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.999963 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 7806239 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 7806239 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 5847887 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 5847887 # number of WriteReq hits +system.cpu.dcache.LoadLockedReq_hits::cpu.data 183020 # number of LoadLockedReq hits +system.cpu.dcache.LoadLockedReq_hits::total 183020 # number of LoadLockedReq hits +system.cpu.dcache.StoreCondReq_hits::cpu.data 199223 # number of StoreCondReq hits +system.cpu.dcache.StoreCondReq_hits::total 199223 # number of StoreCondReq hits +system.cpu.dcache.demand_hits::cpu.data 13654126 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 13654126 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 13654126 # number of overall hits +system.cpu.dcache.overall_hits::total 13654126 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 1068876 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 1068876 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 304232 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 304232 # number of WriteReq misses +system.cpu.dcache.LoadLockedReq_misses::cpu.data 17223 # number of LoadLockedReq misses +system.cpu.dcache.LoadLockedReq_misses::total 17223 # number of LoadLockedReq misses +system.cpu.dcache.demand_misses::cpu.data 1373108 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1373108 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1373108 # number of overall misses +system.cpu.dcache.overall_misses::total 1373108 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 22711107000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 22711107000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 8598536500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 8598536500 # number of WriteReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 227697000 # number of LoadLockedReq miss cycles +system.cpu.dcache.LoadLockedReq_miss_latency::total 227697000 # number of LoadLockedReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 31309643500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 31309643500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 31309643500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 31309643500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 8875115 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 8875115 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::cpu.data 6152119 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.WriteReq_accesses::total 6152119 # number of WriteReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 200243 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.LoadLockedReq_accesses::total 200243 # number of LoadLockedReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::cpu.data 199223 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.StoreCondReq_accesses::total 199223 # number of StoreCondReq accesses(hits+misses) +system.cpu.dcache.demand_accesses::cpu.data 15027234 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 15027234 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 15027234 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 15027234 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.120435 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.120435 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.049452 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.049452 # miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.086010 # miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.086010 # miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.091375 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.091375 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.091375 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.091375 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21247.653610 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 21247.653610 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 28263.090339 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 28263.090339 # average WriteReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13220.519073 # average LoadLockedReq miss latency +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13220.519073 # average LoadLockedReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 22802.025405 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 22802.025405 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 22802.025405 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 22802.025405 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -471,54 +629,54 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.writebacks::writebacks 835360 # number of writebacks -system.cpu.dcache.writebacks::total 835360 # number of writebacks -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1069478 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 1069478 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 304397 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 304397 # number of WriteReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17275 # number of LoadLockedReq MSHR misses -system.cpu.dcache.LoadLockedReq_mshr_misses::total 17275 # number of LoadLockedReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 1373875 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 1373875 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 1373875 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 1373875 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 23189781500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 23189781500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8257966500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 8257966500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 192755000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 192755000 # number of LoadLockedReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 31447748000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 31447748000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 31447748000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 31447748000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1424905500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1424905500 # number of ReadReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2011694000 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2011694000 # number of WriteReq MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3436599500 # number of overall MSHR uncacheable cycles -system.cpu.dcache.overall_mshr_uncacheable_latency::total 3436599500 # number of overall MSHR uncacheable cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120416 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120416 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.049456 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049456 # mshr miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.086264 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.086264 # mshr miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091369 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.091369 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091369 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.091369 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21683.271185 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21683.271185 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 27128.935239 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27128.935239 # average WriteReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11158.031838 # average LoadLockedReq mshr miss latency -system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11158.031838 # average LoadLockedReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22889.817487 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 22889.817487 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22889.817487 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 22889.817487 # average overall mshr miss latency +system.cpu.dcache.writebacks::writebacks 834403 # number of writebacks +system.cpu.dcache.writebacks::total 834403 # number of writebacks +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1068876 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 1068876 # number of ReadReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 304232 # number of WriteReq MSHR misses +system.cpu.dcache.WriteReq_mshr_misses::total 304232 # number of WriteReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 17223 # number of LoadLockedReq MSHR misses +system.cpu.dcache.LoadLockedReq_mshr_misses::total 17223 # number of LoadLockedReq MSHR misses +system.cpu.dcache.demand_mshr_misses::cpu.data 1373108 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 1373108 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 1373108 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 1373108 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 20573355000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 20573355000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 7990072500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 7990072500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 193251000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 193251000 # number of LoadLockedReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 28563427500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 28563427500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 28563427500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 28563427500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 1424236000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 1424236000 # number of ReadReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2010997500 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2010997500 # number of WriteReq MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 3435233500 # number of overall MSHR uncacheable cycles +system.cpu.dcache.overall_mshr_uncacheable_latency::total 3435233500 # number of overall MSHR uncacheable cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.120435 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.120435 # mshr miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.049452 # mshr miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.049452 # mshr miss rate for WriteReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.086010 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.086010 # mshr miss rate for LoadLockedReq accesses +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091375 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.091375 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091375 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.091375 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19247.653610 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19247.653610 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 26263.090339 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 26263.090339 # average WriteReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 11220.519073 # average LoadLockedReq mshr miss latency +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11220.519073 # average LoadLockedReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20802.025405 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 20802.025405 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20802.025405 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 20802.025405 # average overall mshr miss latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency @@ -526,101 +684,101 @@ system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.l2cache.replacements 336256 # number of replacements -system.cpu.l2cache.tagsinuse 65309.148086 # Cycle average of tags in use -system.cpu.l2cache.total_refs 2447127 # Total number of references to valid blocks. -system.cpu.l2cache.sampled_refs 401418 # Sample count of references to valid blocks. -system.cpu.l2cache.avg_refs 6.096206 # Average number of references to valid blocks. -system.cpu.l2cache.warmup_cycle 5907030000 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::writebacks 55687.812663 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.inst 4769.025398 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 4852.310026 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::writebacks 0.849729 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.inst 0.072770 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.074040 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.996539 # Average percentage of cache occupancy -system.cpu.l2cache.ReadReq_hits::cpu.inst 915237 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::cpu.data 814783 # number of ReadReq hits -system.cpu.l2cache.ReadReq_hits::total 1730020 # number of ReadReq hits -system.cpu.l2cache.Writeback_hits::writebacks 835360 # number of Writeback hits -system.cpu.l2cache.Writeback_hits::total 835360 # number of Writeback hits +system.cpu.l2cache.replacements 336061 # number of replacements +system.cpu.l2cache.tagsinuse 65323.847661 # Cycle average of tags in use +system.cpu.l2cache.total_refs 2445310 # Total number of references to valid blocks. +system.cpu.l2cache.sampled_refs 401224 # Sample count of references to valid blocks. +system.cpu.l2cache.avg_refs 6.094625 # Average number of references to valid blocks. +system.cpu.l2cache.warmup_cycle 5214408002 # Cycle when the warmup percentage was hit. +system.cpu.l2cache.occ_blocks::writebacks 55704.521339 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.inst 4784.646064 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 4834.680258 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::writebacks 0.849984 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.inst 0.073008 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.073771 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.996763 # Average percentage of cache occupancy +system.cpu.l2cache.ReadReq_hits::cpu.inst 914821 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::cpu.data 814177 # number of ReadReq hits +system.cpu.l2cache.ReadReq_hits::total 1728998 # number of ReadReq hits +system.cpu.l2cache.Writeback_hits::writebacks 834403 # number of Writeback hits +system.cpu.l2cache.Writeback_hits::total 834403 # number of Writeback hits system.cpu.l2cache.UpgradeReq_hits::cpu.data 4 # number of UpgradeReq hits system.cpu.l2cache.UpgradeReq_hits::total 4 # number of UpgradeReq hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 187521 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 187521 # number of ReadExReq hits -system.cpu.l2cache.demand_hits::cpu.inst 915237 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 1002304 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1917541 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 915237 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 1002304 # number of overall hits -system.cpu.l2cache.overall_hits::total 1917541 # number of overall hits +system.cpu.l2cache.ReadExReq_hits::cpu.data 187505 # number of ReadExReq hits +system.cpu.l2cache.ReadExReq_hits::total 187505 # number of ReadExReq hits +system.cpu.l2cache.demand_hits::cpu.inst 914821 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::cpu.data 1001682 # number of demand (read+write) hits +system.cpu.l2cache.demand_hits::total 1916503 # number of demand (read+write) hits +system.cpu.l2cache.overall_hits::cpu.inst 914821 # number of overall hits +system.cpu.l2cache.overall_hits::cpu.data 1001682 # number of overall hits +system.cpu.l2cache.overall_hits::total 1916503 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.inst 13290 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 271970 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 285260 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 271922 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 285212 # number of ReadReq misses system.cpu.l2cache.UpgradeReq_misses::cpu.data 13 # number of UpgradeReq misses system.cpu.l2cache.UpgradeReq_misses::total 13 # number of UpgradeReq misses -system.cpu.l2cache.ReadExReq_misses::cpu.data 116859 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 116859 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::cpu.data 116710 # number of ReadExReq misses +system.cpu.l2cache.ReadExReq_misses::total 116710 # number of ReadExReq misses system.cpu.l2cache.demand_misses::cpu.inst 13290 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 388829 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 402119 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 388632 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 401922 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 13290 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 388829 # number of overall misses -system.cpu.l2cache.overall_misses::total 402119 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 691484000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 14147953500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 14839437500 # number of ReadReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 248500 # number of UpgradeReq miss cycles -system.cpu.l2cache.UpgradeReq_miss_latency::total 248500 # number of UpgradeReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6077611500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 6077611500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 691484000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 20225565000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 20917049000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 691484000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 20225565000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 20917049000 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 928527 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 1086753 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 2015280 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::writebacks 835360 # number of Writeback accesses(hits+misses) -system.cpu.l2cache.Writeback_accesses::total 835360 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.overall_misses::cpu.data 388632 # number of overall misses +system.cpu.l2cache.overall_misses::total 401922 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 733695500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 11538737000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 12272432500 # number of ReadReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 189500 # number of UpgradeReq miss cycles +system.cpu.l2cache.UpgradeReq_miss_latency::total 189500 # number of UpgradeReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5810363500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 5810363500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 733695500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 17349100500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 18082796000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 733695500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 17349100500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 18082796000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 928111 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 1086099 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 2014210 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::writebacks 834403 # number of Writeback accesses(hits+misses) +system.cpu.l2cache.Writeback_accesses::total 834403 # number of Writeback accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::cpu.data 17 # number of UpgradeReq accesses(hits+misses) system.cpu.l2cache.UpgradeReq_accesses::total 17 # number of UpgradeReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 304380 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 304380 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 928527 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 1391133 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 2319660 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 928527 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 1391133 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 2319660 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014313 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.250259 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.141549 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadExReq_accesses::cpu.data 304215 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.ReadExReq_accesses::total 304215 # number of ReadExReq accesses(hits+misses) +system.cpu.l2cache.demand_accesses::cpu.inst 928111 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 1390314 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 2318425 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 928111 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 1390314 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 2318425 # number of overall (read+write) accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014319 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.250366 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.141600 # miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.764706 # miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_miss_rate::total 0.764706 # miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383925 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.383925 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014313 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.279505 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.173353 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014313 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.279505 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.173353 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52030.398796 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52020.272457 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 52020.744233 # average ReadReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 19115.384615 # average UpgradeReq miss latency -system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 19115.384615 # average UpgradeReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52008.073833 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52008.073833 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52030.398796 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52016.606272 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52017.062113 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52030.398796 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52016.606272 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52017.062113 # average overall miss latency +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.383643 # miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_miss_rate::total 0.383643 # miss rate for ReadExReq accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.014319 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.data 0.279528 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.173360 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.014319 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.data 0.279528 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.173360 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 55206.583898 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 42433.995778 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 43029.159012 # average ReadReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 14576.923077 # average UpgradeReq miss latency +system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 14576.923077 # average UpgradeReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 49784.624282 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 49784.624282 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 55206.583898 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 44641.461588 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 44990.809162 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 55206.583898 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 44641.461588 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 44990.809162 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -629,66 +787,66 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.writebacks::writebacks 74188 # number of writebacks -system.cpu.l2cache.writebacks::total 74188 # number of writebacks +system.cpu.l2cache.writebacks::writebacks 73991 # number of writebacks +system.cpu.l2cache.writebacks::total 73991 # number of writebacks system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 13290 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 271970 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 285260 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 271922 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 285212 # number of ReadReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 13 # number of UpgradeReq MSHR misses system.cpu.l2cache.UpgradeReq_mshr_misses::total 13 # number of UpgradeReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 116859 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 116859 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 116710 # number of ReadExReq MSHR misses +system.cpu.l2cache.ReadExReq_mshr_misses::total 116710 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 13290 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 388829 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 402119 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 388632 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 401922 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 13290 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 388829 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 402119 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 531884000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 10884274000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 11416158000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 560000 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 560000 # number of UpgradeReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4675219500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4675219500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 531884000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 15559493500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 16091377500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 531884000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 15559493500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 16091377500 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1332180000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1332180000 # number of ReadReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1892328500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1892328500 # number of WriteReq MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3224508500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3224508500 # number of overall MSHR uncacheable cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014313 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.250259 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.141549 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.overall_mshr_misses::cpu.data 388632 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 401922 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 561273079 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 8004831581 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 8566104660 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 230011 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 230011 # number of UpgradeReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4294420630 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4294420630 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 561273079 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 12299252211 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 12860525290 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 561273079 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 12299252211 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 12860525290 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 1331550000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 1331550000 # number of ReadReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 1891670000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 1891670000 # number of WriteReq MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 3223220000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.overall_mshr_uncacheable_latency::total 3223220000 # number of overall MSHR uncacheable cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014319 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.250366 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.141600 # mshr miss rate for ReadReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.764706 # mshr miss rate for UpgradeReq accesses system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.764706 # mshr miss rate for UpgradeReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383925 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383925 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014313 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.279505 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.173353 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014313 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.279505 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.173353 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40021.369451 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40020.127220 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40020.185094 # average ReadReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 43076.923077 # average UpgradeReq mshr miss latency -system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 43076.923077 # average UpgradeReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40007.355018 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40007.355018 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40021.369451 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40016.288651 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40016.456571 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40021.369451 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40016.288651 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40016.456571 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.383643 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.383643 # mshr miss rate for ReadExReq accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.014319 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.279528 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.173360 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.014319 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.279528 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.173360 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 42232.737321 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 29437.969642 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 30034.166374 # average ReadReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 17693.153846 # average UpgradeReq mshr miss latency +system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17693.153846 # average UpgradeReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 36795.652729 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 36795.652729 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 42232.737321 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31647.554013 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31997.564926 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 42232.737321 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31647.554013 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31997.564926 # average overall mshr miss latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency |