diff options
Diffstat (limited to 'tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/stats.txt')
| -rw-r--r-- | tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/stats.txt | 1540 |
1 files changed, 770 insertions, 770 deletions
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/stats.txt index 1efe64b0a..a51b2d079 100644 --- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/stats.txt +++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-atomic-dual/stats.txt @@ -1,76 +1,73 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 2.802883 # Number of seconds simulated -sim_ticks 2802882634000 # Number of ticks simulated -final_tick 2802882634000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 2.802895 # Number of seconds simulated +sim_ticks 2802895103500 # Number of ticks simulated +final_tick 2802895103500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 1078207 # Simulator instruction rate (inst/s) -host_op_rate 1313778 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 20582448891 # Simulator tick rate (ticks/s) -host_mem_usage 574132 # Number of bytes of host memory used -host_seconds 136.18 # Real time elapsed on the host -sim_insts 146828350 # Number of instructions simulated -sim_ops 178908035 # Number of ops (including micro ops) simulated +host_inst_rate 967895 # Simulator instruction rate (inst/s) +host_op_rate 1179365 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 18476638236 # Simulator tick rate (ticks/s) +host_mem_usage 571628 # Number of bytes of host memory used +host_seconds 151.70 # Real time elapsed on the host +sim_insts 146829031 # Number of instructions simulated +sim_ops 178908942 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu0.dtb.walker 448 # Number of bytes read from this memory system.physmem.bytes_read::cpu0.itb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.inst 1117092 # Number of bytes read from this memory -system.physmem.bytes_read::cpu0.data 9456444 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 1117540 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 9440380 # Number of bytes read from this memory system.physmem.bytes_read::cpu1.dtb.walker 128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.inst 151956 # Number of bytes read from this memory -system.physmem.bytes_read::cpu1.data 1081888 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 152404 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 1082016 # Number of bytes read from this memory system.physmem.bytes_read::realview.ide 960 # Number of bytes read from this memory -system.physmem.bytes_read::total 11809044 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu0.inst 1117092 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::cpu1.inst 151956 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 1269048 # Number of instructions bytes read from this memory -system.physmem.bytes_written::writebacks 6071744 # Number of bytes written to this memory +system.physmem.bytes_read::total 11794004 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 1117540 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 152404 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 1269944 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 8387200 # Number of bytes written to this memory system.physmem.bytes_written::cpu0.data 17704 # Number of bytes written to this memory system.physmem.bytes_written::cpu1.data 40 # Number of bytes written to this memory -system.physmem.bytes_written::realview.ide 2318336 # Number of bytes written to this memory -system.physmem.bytes_written::total 8407824 # Number of bytes written to this memory +system.physmem.bytes_written::total 8404944 # Number of bytes written to this memory system.physmem.num_reads::cpu0.dtb.walker 7 # Number of read requests responded to by this memory system.physmem.num_reads::cpu0.itb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.inst 25908 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu0.data 148282 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 25915 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 148031 # Number of read requests responded to by this memory system.physmem.num_reads::cpu1.dtb.walker 2 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.inst 2529 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu1.data 16928 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 2536 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 16930 # Number of read requests responded to by this memory system.physmem.num_reads::realview.ide 15 # Number of read requests responded to by this memory -system.physmem.num_reads::total 193673 # Number of read requests responded to by this memory -system.physmem.num_writes::writebacks 94871 # Number of write requests responded to by this memory +system.physmem.num_reads::total 193438 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 131050 # Number of write requests responded to by this memory system.physmem.num_writes::cpu0.data 4426 # Number of write requests responded to by this memory system.physmem.num_writes::cpu1.data 10 # Number of write requests responded to by this memory -system.physmem.num_writes::realview.ide 36224 # Number of write requests responded to by this memory -system.physmem.num_writes::total 135531 # Number of write requests responded to by this memory +system.physmem.num_writes::total 135486 # Number of write requests responded to by this memory system.physmem.bw_read::cpu0.dtb.walker 160 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu0.itb.walker 46 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.inst 398551 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu0.data 3373828 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 398709 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 3368082 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::cpu1.dtb.walker 46 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.inst 54214 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu1.data 385991 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 54374 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 386035 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_read::realview.ide 343 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 4213178 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu0.inst 398551 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu1.inst 54214 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 452765 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_write::writebacks 2166250 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 4207794 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 398709 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 54374 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 453083 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 2992335 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu0.data 6316 # Write bandwidth from this memory (bytes/s) system.physmem.bw_write::cpu1.data 14 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::realview.ide 827126 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_write::total 2999706 # Write bandwidth from this memory (bytes/s) -system.physmem.bw_total::writebacks 2166250 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_write::total 2998665 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 2992335 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.dtb.walker 160 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu0.itb.walker 46 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.inst 398551 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu0.data 3380144 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 398709 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 3374398 # Total bandwidth to/from this memory (bytes/s) system.physmem.bw_total::cpu1.dtb.walker 46 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.inst 54214 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu1.data 386005 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::realview.ide 827468 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 7212884 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 54374 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 386049 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.ide 343 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 7206459 # Total bandwidth to/from this memory (bytes/s) system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory system.realview.nvmem.bytes_read::cpu1.inst 48 # Number of bytes read from this memory system.realview.nvmem.bytes_read::total 68 # Number of bytes read from this memory @@ -119,9 +116,9 @@ system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu0.dtb.inst_hits 0 # ITB inst hits system.cpu0.dtb.inst_misses 0 # ITB inst misses -system.cpu0.dtb.read_hits 20339775 # DTB read hits -system.cpu0.dtb.read_misses 6871 # DTB read misses -system.cpu0.dtb.write_hits 16390998 # DTB write hits +system.cpu0.dtb.read_hits 20339962 # DTB read hits +system.cpu0.dtb.read_misses 6874 # DTB read misses +system.cpu0.dtb.write_hits 16391171 # DTB write hits system.cpu0.dtb.write_misses 1093 # DTB write misses system.cpu0.dtb.flush_tlb 66 # Number of times complete TLB was flushed system.cpu0.dtb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA @@ -132,12 +129,12 @@ system.cpu0.dtb.align_faults 0 # Nu system.cpu0.dtb.prefetch_faults 1788 # Number of TLB faults due to prefetch system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu0.dtb.perms_faults 282 # Number of TLB faults due to permissions restrictions -system.cpu0.dtb.read_accesses 20346646 # DTB read accesses -system.cpu0.dtb.write_accesses 16392091 # DTB write accesses +system.cpu0.dtb.read_accesses 20346836 # DTB read accesses +system.cpu0.dtb.write_accesses 16392264 # DTB write accesses system.cpu0.dtb.inst_accesses 0 # ITB inst accesses -system.cpu0.dtb.hits 36730773 # DTB hits -system.cpu0.dtb.misses 7964 # DTB misses -system.cpu0.dtb.accesses 36738737 # DTB accesses +system.cpu0.dtb.hits 36731133 # DTB hits +system.cpu0.dtb.misses 7967 # DTB misses +system.cpu0.dtb.accesses 36739100 # DTB accesses system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -159,7 +156,7 @@ system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu0.itb.inst_hits 97439484 # ITB inst hits +system.cpu0.itb.inst_hits 97440315 # ITB inst hits system.cpu0.itb.inst_misses 3358 # ITB inst misses system.cpu0.itb.read_hits 0 # DTB read hits system.cpu0.itb.read_misses 0 # DTB read misses @@ -176,38 +173,38 @@ system.cpu0.itb.domain_faults 0 # Nu system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu0.itb.read_accesses 0 # DTB read accesses system.cpu0.itb.write_accesses 0 # DTB write accesses -system.cpu0.itb.inst_accesses 97442842 # ITB inst accesses -system.cpu0.itb.hits 97439484 # DTB hits +system.cpu0.itb.inst_accesses 97443673 # ITB inst accesses +system.cpu0.itb.hits 97440315 # DTB hits system.cpu0.itb.misses 3358 # DTB misses -system.cpu0.itb.accesses 97442842 # DTB accesses -system.cpu0.numCycles 5605767234 # number of cpu cycles simulated +system.cpu0.itb.accesses 97443673 # DTB accesses +system.cpu0.numCycles 5605792176 # number of cpu cycles simulated system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu0.committedInsts 95427026 # Number of instructions committed -system.cpu0.committedOps 115560441 # Number of ops (including micro ops) committed -system.cpu0.num_int_alu_accesses 100762684 # Number of integer alu accesses +system.cpu0.committedInsts 95427853 # Number of instructions committed +system.cpu0.committedOps 115561498 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 100763618 # Number of integer alu accesses system.cpu0.num_fp_alu_accesses 9755 # Number of float alu accesses -system.cpu0.num_func_calls 8000257 # number of times a function call or return occured -system.cpu0.num_conditional_control_insts 13204260 # number of instructions that are conditional controls -system.cpu0.num_int_insts 100762684 # number of integer instructions +system.cpu0.num_func_calls 8000324 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 13204344 # number of instructions that are conditional controls +system.cpu0.num_int_insts 100763618 # number of integer instructions system.cpu0.num_fp_insts 9755 # number of float instructions -system.cpu0.num_int_register_reads 182457418 # number of times the integer registers were read -system.cpu0.num_int_register_writes 69135520 # number of times the integer registers were written +system.cpu0.num_int_register_reads 182459108 # number of times the integer registers were read +system.cpu0.num_int_register_writes 69136203 # number of times the integer registers were written system.cpu0.num_fp_register_reads 7495 # number of times the floating registers were read system.cpu0.num_fp_register_writes 2264 # number of times the floating registers were written -system.cpu0.num_cc_register_reads 349971578 # number of times the CC registers were read -system.cpu0.num_cc_register_writes 44907537 # number of times the CC registers were written -system.cpu0.num_mem_refs 37873766 # number of memory refs -system.cpu0.num_load_insts 20597356 # Number of load instructions -system.cpu0.num_store_insts 17276410 # Number of store instructions -system.cpu0.num_idle_cycles 5488182675.223932 # Number of idle cycles -system.cpu0.num_busy_cycles 117584558.776067 # Number of busy cycles +system.cpu0.num_cc_register_reads 349974767 # number of times the CC registers were read +system.cpu0.num_cc_register_writes 44907843 # number of times the CC registers were written +system.cpu0.num_mem_refs 37874145 # number of memory refs +system.cpu0.num_load_insts 20597552 # Number of load instructions +system.cpu0.num_store_insts 17276593 # Number of store instructions +system.cpu0.num_idle_cycles 5488206556.246817 # Number of idle cycles +system.cpu0.num_busy_cycles 117585619.753183 # Number of busy cycles system.cpu0.not_idle_fraction 0.020976 # Percentage of non-idle cycles system.cpu0.idle_fraction 0.979024 # Percentage of idle cycles -system.cpu0.Branches 21941641 # Number of branches fetched +system.cpu0.Branches 21941792 # Number of branches fetched system.cpu0.op_class::No_OpClass 2273 0.00% 0.00% # Class of executed instruction -system.cpu0.op_class::IntAlu 78887374 67.49% 67.50% # Class of executed instruction -system.cpu0.op_class::IntMult 110635 0.09% 67.59% # Class of executed instruction +system.cpu0.op_class::IntAlu 78888049 67.49% 67.50% # Class of executed instruction +system.cpu0.op_class::IntMult 110639 0.09% 67.59% # Class of executed instruction system.cpu0.op_class::IntDiv 0 0.00% 67.59% # Class of executed instruction system.cpu0.op_class::FloatAdd 0 0.00% 67.59% # Class of executed instruction system.cpu0.op_class::FloatCmp 0 0.00% 67.59% # Class of executed instruction @@ -235,20 +232,20 @@ system.cpu0.op_class::SimdFloatMisc 8087 0.01% 67.60% # Cl system.cpu0.op_class::SimdFloatMult 0 0.00% 67.60% # Class of executed instruction system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 67.60% # Class of executed instruction system.cpu0.op_class::SimdFloatSqrt 0 0.00% 67.60% # Class of executed instruction -system.cpu0.op_class::MemRead 20597356 17.62% 85.22% # Class of executed instruction -system.cpu0.op_class::MemWrite 17276410 14.78% 100.00% # Class of executed instruction +system.cpu0.op_class::MemRead 20597552 17.62% 85.22% # Class of executed instruction +system.cpu0.op_class::MemWrite 17276593 14.78% 100.00% # Class of executed instruction system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu0.op_class::total 116882135 # Class of executed instruction +system.cpu0.op_class::total 116883193 # Class of executed instruction system.cpu0.kern.inst.arm 0 # number of arm instructions executed -system.cpu0.kern.inst.quiesce 1965 # number of quiesce instructions executed -system.cpu0.dcache.tags.replacements 693468 # number of replacements -system.cpu0.dcache.tags.tagsinuse 494.853471 # Cycle average of tags in use -system.cpu0.dcache.tags.total_refs 35932329 # Total number of references to valid blocks. -system.cpu0.dcache.tags.sampled_refs 693980 # Sample count of references to valid blocks. -system.cpu0.dcache.tags.avg_refs 51.777182 # Average number of references to valid blocks. +system.cpu0.kern.inst.quiesce 1968 # number of quiesce instructions executed +system.cpu0.dcache.tags.replacements 693476 # number of replacements +system.cpu0.dcache.tags.tagsinuse 494.853661 # Cycle average of tags in use +system.cpu0.dcache.tags.total_refs 35932684 # Total number of references to valid blocks. +system.cpu0.dcache.tags.sampled_refs 693988 # Sample count of references to valid blocks. +system.cpu0.dcache.tags.avg_refs 51.777097 # Average number of references to valid blocks. system.cpu0.dcache.tags.warmup_cycle 23661500 # Cycle when the warmup percentage was hit. -system.cpu0.dcache.tags.occ_blocks::cpu0.data 494.853471 # Average occupied blocks per requestor +system.cpu0.dcache.tags.occ_blocks::cpu0.data 494.853661 # Average occupied blocks per requestor system.cpu0.dcache.tags.occ_percent::cpu0.data 0.966511 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_percent::total 0.966511 # Average percentage of cache occupancy system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id @@ -256,60 +253,60 @@ system.cpu0.dcache.tags.age_task_id_blocks_1024::0 277 system.cpu0.dcache.tags.age_task_id_blocks_1024::1 205 # Occupied blocks per task id system.cpu0.dcache.tags.age_task_id_blocks_1024::2 30 # Occupied blocks per task id system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.dcache.tags.tag_accesses 74113668 # Number of tag accesses -system.cpu0.dcache.tags.data_accesses 74113668 # Number of data accesses -system.cpu0.dcache.ReadReq_hits::cpu0.data 19108613 # number of ReadReq hits -system.cpu0.dcache.ReadReq_hits::total 19108613 # number of ReadReq hits -system.cpu0.dcache.WriteReq_hits::cpu0.data 15690292 # number of WriteReq hits -system.cpu0.dcache.WriteReq_hits::total 15690292 # number of WriteReq hits -system.cpu0.dcache.SoftPFReq_hits::cpu0.data 346080 # number of SoftPFReq hits -system.cpu0.dcache.SoftPFReq_hits::total 346080 # number of SoftPFReq hits -system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 379619 # number of LoadLockedReq hits -system.cpu0.dcache.LoadLockedReq_hits::total 379619 # number of LoadLockedReq hits -system.cpu0.dcache.StoreCondReq_hits::cpu0.data 363025 # number of StoreCondReq hits -system.cpu0.dcache.StoreCondReq_hits::total 363025 # number of StoreCondReq hits -system.cpu0.dcache.demand_hits::cpu0.data 34798905 # number of demand (read+write) hits -system.cpu0.dcache.demand_hits::total 34798905 # number of demand (read+write) hits -system.cpu0.dcache.overall_hits::cpu0.data 35144985 # number of overall hits -system.cpu0.dcache.overall_hits::total 35144985 # number of overall hits -system.cpu0.dcache.ReadReq_misses::cpu0.data 373094 # number of ReadReq misses -system.cpu0.dcache.ReadReq_misses::total 373094 # number of ReadReq misses -system.cpu0.dcache.WriteReq_misses::cpu0.data 295766 # number of WriteReq misses -system.cpu0.dcache.WriteReq_misses::total 295766 # number of WriteReq misses -system.cpu0.dcache.SoftPFReq_misses::cpu0.data 100322 # number of SoftPFReq misses -system.cpu0.dcache.SoftPFReq_misses::total 100322 # number of SoftPFReq misses -system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6740 # number of LoadLockedReq misses -system.cpu0.dcache.LoadLockedReq_misses::total 6740 # number of LoadLockedReq misses -system.cpu0.dcache.StoreCondReq_misses::cpu0.data 18448 # number of StoreCondReq misses -system.cpu0.dcache.StoreCondReq_misses::total 18448 # number of StoreCondReq misses -system.cpu0.dcache.demand_misses::cpu0.data 668860 # number of demand (read+write) misses -system.cpu0.dcache.demand_misses::total 668860 # number of demand (read+write) misses -system.cpu0.dcache.overall_misses::cpu0.data 769182 # number of overall misses -system.cpu0.dcache.overall_misses::total 769182 # number of overall misses -system.cpu0.dcache.ReadReq_accesses::cpu0.data 19481707 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.ReadReq_accesses::total 19481707 # number of ReadReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::cpu0.data 15986058 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.WriteReq_accesses::total 15986058 # number of WriteReq accesses(hits+misses) -system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 446402 # number of SoftPFReq accesses(hits+misses) -system.cpu0.dcache.SoftPFReq_accesses::total 446402 # number of SoftPFReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 386359 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.LoadLockedReq_accesses::total 386359 # number of LoadLockedReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 381473 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.StoreCondReq_accesses::total 381473 # number of StoreCondReq accesses(hits+misses) -system.cpu0.dcache.demand_accesses::cpu0.data 35467765 # number of demand (read+write) accesses -system.cpu0.dcache.demand_accesses::total 35467765 # number of demand (read+write) accesses -system.cpu0.dcache.overall_accesses::cpu0.data 35914167 # number of overall (read+write) accesses -system.cpu0.dcache.overall_accesses::total 35914167 # number of overall (read+write) accesses +system.cpu0.dcache.tags.tag_accesses 74114402 # Number of tag accesses +system.cpu0.dcache.tags.data_accesses 74114402 # Number of data accesses +system.cpu0.dcache.ReadReq_hits::cpu0.data 19108775 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 19108775 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 15690454 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 15690454 # number of WriteReq hits +system.cpu0.dcache.SoftPFReq_hits::cpu0.data 346093 # number of SoftPFReq hits +system.cpu0.dcache.SoftPFReq_hits::total 346093 # number of SoftPFReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 379629 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 379629 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 363052 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 363052 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 34799229 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 34799229 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 35145322 # number of overall hits +system.cpu0.dcache.overall_hits::total 35145322 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 373098 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 373098 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 295765 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 295765 # number of WriteReq misses +system.cpu0.dcache.SoftPFReq_misses::cpu0.data 100321 # number of SoftPFReq misses +system.cpu0.dcache.SoftPFReq_misses::total 100321 # number of SoftPFReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6742 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 6742 # number of LoadLockedReq misses +system.cpu0.dcache.StoreCondReq_misses::cpu0.data 18433 # number of StoreCondReq misses +system.cpu0.dcache.StoreCondReq_misses::total 18433 # number of StoreCondReq misses +system.cpu0.dcache.demand_misses::cpu0.data 668863 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 668863 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 769184 # number of overall misses +system.cpu0.dcache.overall_misses::total 769184 # number of overall misses +system.cpu0.dcache.ReadReq_accesses::cpu0.data 19481873 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 19481873 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 15986219 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 15986219 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 446414 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.SoftPFReq_accesses::total 446414 # number of SoftPFReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 386371 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 386371 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 381485 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 381485 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 35468092 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 35468092 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 35914506 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 35914506 # number of overall (read+write) accesses system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.019151 # miss rate for ReadReq accesses system.cpu0.dcache.ReadReq_miss_rate::total 0.019151 # miss rate for ReadReq accesses system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.018501 # miss rate for WriteReq accesses system.cpu0.dcache.WriteReq_miss_rate::total 0.018501 # miss rate for WriteReq accesses -system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.224735 # miss rate for SoftPFReq accesses -system.cpu0.dcache.SoftPFReq_miss_rate::total 0.224735 # miss rate for SoftPFReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.017445 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.017445 # miss rate for LoadLockedReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.048360 # miss rate for StoreCondReq accesses -system.cpu0.dcache.StoreCondReq_miss_rate::total 0.048360 # miss rate for StoreCondReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.224726 # miss rate for SoftPFReq accesses +system.cpu0.dcache.SoftPFReq_miss_rate::total 0.224726 # miss rate for SoftPFReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.017450 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.017450 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.048319 # miss rate for StoreCondReq accesses +system.cpu0.dcache.StoreCondReq_miss_rate::total 0.048319 # miss rate for StoreCondReq accesses system.cpu0.dcache.demand_miss_rate::cpu0.data 0.018858 # miss rate for demand accesses system.cpu0.dcache.demand_miss_rate::total 0.018858 # miss rate for demand accesses system.cpu0.dcache.overall_miss_rate::cpu0.data 0.021417 # miss rate for overall accesses @@ -322,16 +319,16 @@ system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.dcache.fast_writes 0 # number of fast writes performed system.cpu0.dcache.cache_copies 0 # number of cache copies performed -system.cpu0.dcache.writebacks::writebacks 511566 # number of writebacks -system.cpu0.dcache.writebacks::total 511566 # number of writebacks +system.cpu0.dcache.writebacks::writebacks 511648 # number of writebacks +system.cpu0.dcache.writebacks::total 511648 # number of writebacks system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.icache.tags.replacements 1109631 # number of replacements -system.cpu0.icache.tags.tagsinuse 511.809991 # Cycle average of tags in use -system.cpu0.icache.tags.total_refs 96331674 # Total number of references to valid blocks. -system.cpu0.icache.tags.sampled_refs 1110143 # Sample count of references to valid blocks. -system.cpu0.icache.tags.avg_refs 86.774113 # Average number of references to valid blocks. +system.cpu0.icache.tags.replacements 1109742 # number of replacements +system.cpu0.icache.tags.tagsinuse 511.809992 # Cycle average of tags in use +system.cpu0.icache.tags.total_refs 96332394 # Total number of references to valid blocks. +system.cpu0.icache.tags.sampled_refs 1110254 # Sample count of references to valid blocks. +system.cpu0.icache.tags.avg_refs 86.766086 # Average number of references to valid blocks. system.cpu0.icache.tags.warmup_cycle 6345717000 # Cycle when the warmup percentage was hit. -system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.809991 # Average occupied blocks per requestor +system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.809992 # Average occupied blocks per requestor system.cpu0.icache.tags.occ_percent::cpu0.inst 0.999629 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_percent::total 0.999629 # Average percentage of cache occupancy system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id @@ -339,32 +336,32 @@ system.cpu0.icache.tags.age_task_id_blocks_1024::0 212 system.cpu0.icache.tags.age_task_id_blocks_1024::1 90 # Occupied blocks per task id system.cpu0.icache.tags.age_task_id_blocks_1024::2 210 # Occupied blocks per task id system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu0.icache.tags.tag_accesses 195993804 # Number of tag accesses -system.cpu0.icache.tags.data_accesses 195993804 # Number of data accesses -system.cpu0.icache.ReadReq_hits::cpu0.inst 96331674 # number of ReadReq hits -system.cpu0.icache.ReadReq_hits::total 96331674 # number of ReadReq hits -system.cpu0.icache.demand_hits::cpu0.inst 96331674 # number of demand (read+write) hits -system.cpu0.icache.demand_hits::total 96331674 # number of demand (read+write) hits -system.cpu0.icache.overall_hits::cpu0.inst 96331674 # number of overall hits -system.cpu0.icache.overall_hits::total 96331674 # number of overall hits -system.cpu0.icache.ReadReq_misses::cpu0.inst 1110152 # number of ReadReq misses -system.cpu0.icache.ReadReq_misses::total 1110152 # number of ReadReq misses -system.cpu0.icache.demand_misses::cpu0.inst 1110152 # number of demand (read+write) misses -system.cpu0.icache.demand_misses::total 1110152 # number of demand (read+write) misses -system.cpu0.icache.overall_misses::cpu0.inst 1110152 # number of overall misses -system.cpu0.icache.overall_misses::total 1110152 # number of overall misses -system.cpu0.icache.ReadReq_accesses::cpu0.inst 97441826 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.ReadReq_accesses::total 97441826 # number of ReadReq accesses(hits+misses) -system.cpu0.icache.demand_accesses::cpu0.inst 97441826 # number of demand (read+write) accesses -system.cpu0.icache.demand_accesses::total 97441826 # number of demand (read+write) accesses -system.cpu0.icache.overall_accesses::cpu0.inst 97441826 # number of overall (read+write) accesses -system.cpu0.icache.overall_accesses::total 97441826 # number of overall (read+write) accesses -system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.011393 # miss rate for ReadReq accesses -system.cpu0.icache.ReadReq_miss_rate::total 0.011393 # miss rate for ReadReq accesses -system.cpu0.icache.demand_miss_rate::cpu0.inst 0.011393 # miss rate for demand accesses -system.cpu0.icache.demand_miss_rate::total 0.011393 # miss rate for demand accesses -system.cpu0.icache.overall_miss_rate::cpu0.inst 0.011393 # miss rate for overall accesses -system.cpu0.icache.overall_miss_rate::total 0.011393 # miss rate for overall accesses +system.cpu0.icache.tags.tag_accesses 195995577 # Number of tag accesses +system.cpu0.icache.tags.data_accesses 195995577 # Number of data accesses +system.cpu0.icache.ReadReq_hits::cpu0.inst 96332394 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 96332394 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 96332394 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 96332394 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 96332394 # number of overall hits +system.cpu0.icache.overall_hits::total 96332394 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 1110263 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 1110263 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 1110263 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 1110263 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 1110263 # number of overall misses +system.cpu0.icache.overall_misses::total 1110263 # number of overall misses +system.cpu0.icache.ReadReq_accesses::cpu0.inst 97442657 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 97442657 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 97442657 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 97442657 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 97442657 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 97442657 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.011394 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.011394 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.011394 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.011394 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.011394 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.011394 # miss rate for overall accesses system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -383,123 +380,123 @@ system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit 0 system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_issued 0 # number of hwpf issued system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time -system.cpu0.l2cache.tags.replacements 252467 # number of replacements -system.cpu0.l2cache.tags.tagsinuse 16137.499100 # Cycle average of tags in use -system.cpu0.l2cache.tags.total_refs 1809671 # Total number of references to valid blocks. -system.cpu0.l2cache.tags.sampled_refs 268655 # Sample count of references to valid blocks. -system.cpu0.l2cache.tags.avg_refs 6.736041 # Average number of references to valid blocks. +system.cpu0.l2cache.tags.replacements 252403 # number of replacements +system.cpu0.l2cache.tags.tagsinuse 16129.283805 # Cycle average of tags in use +system.cpu0.l2cache.tags.total_refs 1810262 # Total number of references to valid blocks. +system.cpu0.l2cache.tags.sampled_refs 268606 # Sample count of references to valid blocks. +system.cpu0.l2cache.tags.avg_refs 6.739470 # Average number of references to valid blocks. system.cpu0.l2cache.tags.warmup_cycle 1814550500 # Cycle when the warmup percentage was hit. -system.cpu0.l2cache.tags.occ_blocks::writebacks 8061.791544 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 3.201142 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 0.081297 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_blocks::cpu0.inst 4773.858530 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_blocks::cpu0.data 3298.566587 # Average occupied blocks per requestor -system.cpu0.l2cache.tags.occ_percent::writebacks 0.492053 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.000195 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_blocks::writebacks 8068.095549 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 3.185761 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 0.086115 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_blocks::cpu0.inst 4748.591048 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_blocks::cpu0.data 3309.325333 # Average occupied blocks per requestor +system.cpu0.l2cache.tags.occ_percent::writebacks 0.492437 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.000194 # Average percentage of cache occupancy system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.000005 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.291373 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::cpu0.data 0.201329 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_percent::total 0.984955 # Average percentage of cache occupancy -system.cpu0.l2cache.tags.occ_task_id_blocks::1023 7 # Occupied blocks per task id -system.cpu0.l2cache.tags.occ_task_id_blocks::1024 16181 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1023::2 1 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1023::3 4 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1023::4 2 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::0 76 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::1 268 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::2 5647 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::3 7609 # Occupied blocks per task id -system.cpu0.l2cache.tags.age_task_id_blocks_1024::4 2581 # Occupied blocks per task id -system.cpu0.l2cache.tags.occ_task_id_percent::1023 0.000427 # Percentage of cache occupancy per task id -system.cpu0.l2cache.tags.occ_task_id_percent::1024 0.987610 # Percentage of cache occupancy per task id -system.cpu0.l2cache.tags.tag_accesses 39448657 # Number of tag accesses -system.cpu0.l2cache.tags.data_accesses 39448657 # Number of data accesses -system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 7673 # number of ReadReq hits -system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 3273 # number of ReadReq hits -system.cpu0.l2cache.ReadReq_hits::cpu0.inst 1065177 # number of ReadReq hits -system.cpu0.l2cache.ReadReq_hits::cpu0.data 351940 # number of ReadReq hits -system.cpu0.l2cache.ReadReq_hits::total 1428063 # number of ReadReq hits -system.cpu0.l2cache.Writeback_hits::writebacks 511566 # number of Writeback hits -system.cpu0.l2cache.Writeback_hits::total 511566 # number of Writeback hits -system.cpu0.l2cache.UpgradeReq_hits::cpu0.data 16 # number of UpgradeReq hits -system.cpu0.l2cache.UpgradeReq_hits::total 16 # number of UpgradeReq hits -system.cpu0.l2cache.ReadExReq_hits::cpu0.data 94243 # number of ReadExReq hits -system.cpu0.l2cache.ReadExReq_hits::total 94243 # number of ReadExReq hits -system.cpu0.l2cache.demand_hits::cpu0.dtb.walker 7673 # number of demand (read+write) hits -system.cpu0.l2cache.demand_hits::cpu0.itb.walker 3273 # number of demand (read+write) hits -system.cpu0.l2cache.demand_hits::cpu0.inst 1065177 # number of demand (read+write) hits -system.cpu0.l2cache.demand_hits::cpu0.data 446183 # number of demand (read+write) hits -system.cpu0.l2cache.demand_hits::total 1522306 # number of demand (read+write) hits -system.cpu0.l2cache.overall_hits::cpu0.dtb.walker 7673 # number of overall hits -system.cpu0.l2cache.overall_hits::cpu0.itb.walker 3273 # number of overall hits -system.cpu0.l2cache.overall_hits::cpu0.inst 1065177 # number of overall hits -system.cpu0.l2cache.overall_hits::cpu0.data 446183 # number of overall hits -system.cpu0.l2cache.overall_hits::total 1522306 # number of overall hits -system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 211 # number of ReadReq misses -system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 123 # number of ReadReq misses -system.cpu0.l2cache.ReadReq_misses::cpu0.inst 44975 # number of ReadReq misses -system.cpu0.l2cache.ReadReq_misses::cpu0.data 128216 # number of ReadReq misses -system.cpu0.l2cache.ReadReq_misses::total 173525 # number of ReadReq misses -system.cpu0.l2cache.UpgradeReq_misses::cpu0.data 26236 # number of UpgradeReq misses -system.cpu0.l2cache.UpgradeReq_misses::total 26236 # number of UpgradeReq misses -system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 18448 # number of SCUpgradeReq misses -system.cpu0.l2cache.SCUpgradeReq_misses::total 18448 # number of SCUpgradeReq misses -system.cpu0.l2cache.ReadExReq_misses::cpu0.data 175271 # number of ReadExReq misses -system.cpu0.l2cache.ReadExReq_misses::total 175271 # number of ReadExReq misses -system.cpu0.l2cache.demand_misses::cpu0.dtb.walker 211 # number of demand (read+write) misses -system.cpu0.l2cache.demand_misses::cpu0.itb.walker 123 # number of demand (read+write) misses -system.cpu0.l2cache.demand_misses::cpu0.inst 44975 # number of demand (read+write) misses -system.cpu0.l2cache.demand_misses::cpu0.data 303487 # number of demand (read+write) misses -system.cpu0.l2cache.demand_misses::total 348796 # number of demand (read+write) misses -system.cpu0.l2cache.overall_misses::cpu0.dtb.walker 211 # number of overall misses -system.cpu0.l2cache.overall_misses::cpu0.itb.walker 123 # number of overall misses -system.cpu0.l2cache.overall_misses::cpu0.inst 44975 # number of overall misses -system.cpu0.l2cache.overall_misses::cpu0.data 303487 # number of overall misses -system.cpu0.l2cache.overall_misses::total 348796 # number of overall misses -system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 7884 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 3396 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.ReadReq_accesses::cpu0.inst 1110152 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.ReadReq_accesses::cpu0.data 480156 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.ReadReq_accesses::total 1601588 # number of ReadReq accesses(hits+misses) -system.cpu0.l2cache.Writeback_accesses::writebacks 511566 # number of Writeback accesses(hits+misses) -system.cpu0.l2cache.Writeback_accesses::total 511566 # number of Writeback accesses(hits+misses) -system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 26252 # number of UpgradeReq accesses(hits+misses) -system.cpu0.l2cache.UpgradeReq_accesses::total 26252 # number of UpgradeReq accesses(hits+misses) -system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 18448 # number of SCUpgradeReq accesses(hits+misses) -system.cpu0.l2cache.SCUpgradeReq_accesses::total 18448 # number of SCUpgradeReq accesses(hits+misses) -system.cpu0.l2cache.ReadExReq_accesses::cpu0.data 269514 # number of ReadExReq accesses(hits+misses) -system.cpu0.l2cache.ReadExReq_accesses::total 269514 # number of ReadExReq accesses(hits+misses) -system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 7884 # number of demand (read+write) accesses -system.cpu0.l2cache.demand_accesses::cpu0.itb.walker 3396 # number of demand (read+write) accesses -system.cpu0.l2cache.demand_accesses::cpu0.inst 1110152 # number of demand (read+write) accesses -system.cpu0.l2cache.demand_accesses::cpu0.data 749670 # number of demand (read+write) accesses -system.cpu0.l2cache.demand_accesses::total 1871102 # number of demand (read+write) accesses -system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 7884 # number of overall (read+write) accesses -system.cpu0.l2cache.overall_accesses::cpu0.itb.walker 3396 # number of overall (read+write) accesses -system.cpu0.l2cache.overall_accesses::cpu0.inst 1110152 # number of overall (read+write) accesses -system.cpu0.l2cache.overall_accesses::cpu0.data 749670 # number of overall (read+write) accesses -system.cpu0.l2cache.overall_accesses::total 1871102 # number of overall (read+write) accesses -system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.026763 # miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.036219 # miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_miss_rate::cpu0.inst 0.040512 # miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_miss_rate::cpu0.data 0.267030 # miss rate for ReadReq accesses -system.cpu0.l2cache.ReadReq_miss_rate::total 0.108346 # miss rate for ReadReq accesses -system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.999391 # miss rate for UpgradeReq accesses -system.cpu0.l2cache.UpgradeReq_miss_rate::total 0.999391 # miss rate for UpgradeReq accesses +system.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.289831 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_percent::cpu0.data 0.201985 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_percent::total 0.984453 # Average percentage of cache occupancy +system.cpu0.l2cache.tags.occ_task_id_blocks::1023 11 # Occupied blocks per task id +system.cpu0.l2cache.tags.occ_task_id_blocks::1024 16192 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1023::2 2 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1023::3 6 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1023::4 3 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::1 279 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::2 5587 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::3 7674 # Occupied blocks per task id +system.cpu0.l2cache.tags.age_task_id_blocks_1024::4 2571 # Occupied blocks per task id +system.cpu0.l2cache.tags.occ_task_id_percent::1023 0.000671 # Percentage of cache occupancy per task id +system.cpu0.l2cache.tags.occ_task_id_percent::1024 0.988281 # Percentage of cache occupancy per task id +system.cpu0.l2cache.tags.tag_accesses 39450391 # Number of tag accesses +system.cpu0.l2cache.tags.data_accesses 39450391 # Number of data accesses +system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 7605 # number of ReadReq hits +system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 3248 # number of ReadReq hits +system.cpu0.l2cache.ReadReq_hits::cpu0.inst 1065251 # number of ReadReq hits +system.cpu0.l2cache.ReadReq_hits::cpu0.data 352125 # number of ReadReq hits +system.cpu0.l2cache.ReadReq_hits::total 1428229 # number of ReadReq hits +system.cpu0.l2cache.Writeback_hits::writebacks 511648 # number of Writeback hits +system.cpu0.l2cache.Writeback_hits::total 511648 # number of Writeback hits +system.cpu0.l2cache.UpgradeReq_hits::cpu0.data 17 # number of UpgradeReq hits +system.cpu0.l2cache.UpgradeReq_hits::total 17 # number of UpgradeReq hits +system.cpu0.l2cache.ReadExReq_hits::cpu0.data 94130 # number of ReadExReq hits +system.cpu0.l2cache.ReadExReq_hits::total 94130 # number of ReadExReq hits +system.cpu0.l2cache.demand_hits::cpu0.dtb.walker 7605 # number of demand (read+write) hits +system.cpu0.l2cache.demand_hits::cpu0.itb.walker 3248 # number of demand (read+write) hits +system.cpu0.l2cache.demand_hits::cpu0.inst 1065251 # number of demand (read+write) hits +system.cpu0.l2cache.demand_hits::cpu0.data 446255 # number of demand (read+write) hits +system.cpu0.l2cache.demand_hits::total 1522359 # number of demand (read+write) hits +system.cpu0.l2cache.overall_hits::cpu0.dtb.walker 7605 # number of overall hits +system.cpu0.l2cache.overall_hits::cpu0.itb.walker 3248 # number of overall hits +system.cpu0.l2cache.overall_hits::cpu0.inst 1065251 # number of overall hits +system.cpu0.l2cache.overall_hits::cpu0.data 446255 # number of overall hits +system.cpu0.l2cache.overall_hits::total 1522359 # number of overall hits +system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 225 # number of ReadReq misses +system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 134 # number of ReadReq misses +system.cpu0.l2cache.ReadReq_misses::cpu0.inst 45012 # number of ReadReq misses +system.cpu0.l2cache.ReadReq_misses::cpu0.data 128036 # number of ReadReq misses +system.cpu0.l2cache.ReadReq_misses::total 173407 # number of ReadReq misses +system.cpu0.l2cache.UpgradeReq_misses::cpu0.data 26231 # number of UpgradeReq misses +system.cpu0.l2cache.UpgradeReq_misses::total 26231 # number of UpgradeReq misses +system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 18433 # number of SCUpgradeReq misses +system.cpu0.l2cache.SCUpgradeReq_misses::total 18433 # number of SCUpgradeReq misses +system.cpu0.l2cache.ReadExReq_misses::cpu0.data 175387 # number of ReadExReq misses +system.cpu0.l2cache.ReadExReq_misses::total 175387 # number of ReadExReq misses +system.cpu0.l2cache.demand_misses::cpu0.dtb.walker 225 # number of demand (read+write) misses +system.cpu0.l2cache.demand_misses::cpu0.itb.walker 134 # number of demand (read+write) misses +system.cpu0.l2cache.demand_misses::cpu0.inst 45012 # number of demand (read+write) misses +system.cpu0.l2cache.demand_misses::cpu0.data 303423 # number of demand (read+write) misses +system.cpu0.l2cache.demand_misses::total 348794 # number of demand (read+write) misses +system.cpu0.l2cache.overall_misses::cpu0.dtb.walker 225 # number of overall misses +system.cpu0.l2cache.overall_misses::cpu0.itb.walker 134 # number of overall misses +system.cpu0.l2cache.overall_misses::cpu0.inst 45012 # number of overall misses +system.cpu0.l2cache.overall_misses::cpu0.data 303423 # number of overall misses +system.cpu0.l2cache.overall_misses::total 348794 # number of overall misses +system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 7830 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 3382 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.ReadReq_accesses::cpu0.inst 1110263 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.ReadReq_accesses::cpu0.data 480161 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.ReadReq_accesses::total 1601636 # number of ReadReq accesses(hits+misses) +system.cpu0.l2cache.Writeback_accesses::writebacks 511648 # number of Writeback accesses(hits+misses) +system.cpu0.l2cache.Writeback_accesses::total 511648 # number of Writeback accesses(hits+misses) +system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 26248 # number of UpgradeReq accesses(hits+misses) +system.cpu0.l2cache.UpgradeReq_accesses::total 26248 # number of UpgradeReq accesses(hits+misses) +system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 18433 # number of SCUpgradeReq accesses(hits+misses) +system.cpu0.l2cache.SCUpgradeReq_accesses::total 18433 # number of SCUpgradeReq accesses(hits+misses) +system.cpu0.l2cache.ReadExReq_accesses::cpu0.data 269517 # number of ReadExReq accesses(hits+misses) +system.cpu0.l2cache.ReadExReq_accesses::total 269517 # number of ReadExReq accesses(hits+misses) +system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 7830 # number of demand (read+write) accesses +system.cpu0.l2cache.demand_accesses::cpu0.itb.walker 3382 # number of demand (read+write) accesses +system.cpu0.l2cache.demand_accesses::cpu0.inst 1110263 # number of demand (read+write) accesses +system.cpu0.l2cache.demand_accesses::cpu0.data 749678 # number of demand (read+write) accesses +system.cpu0.l2cache.demand_accesses::total 1871153 # number of demand (read+write) accesses +system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 7830 # number of overall (read+write) accesses +system.cpu0.l2cache.overall_accesses::cpu0.itb.walker 3382 # number of overall (read+write) accesses +system.cpu0.l2cache.overall_accesses::cpu0.inst 1110263 # number of overall (read+write) accesses +system.cpu0.l2cache.overall_accesses::cpu0.data 749678 # number of overall (read+write) accesses +system.cpu0.l2cache.overall_accesses::total 1871153 # number of overall (read+write) accesses +system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.028736 # miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.039622 # miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_miss_rate::cpu0.inst 0.040542 # miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_miss_rate::cpu0.data 0.266652 # miss rate for ReadReq accesses +system.cpu0.l2cache.ReadReq_miss_rate::total 0.108269 # miss rate for ReadReq accesses +system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.999352 # miss rate for UpgradeReq accesses +system.cpu0.l2cache.UpgradeReq_miss_rate::total 0.999352 # miss rate for UpgradeReq accesses system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeReq accesses system.cpu0.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses -system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.650322 # miss rate for ReadExReq accesses -system.cpu0.l2cache.ReadExReq_miss_rate::total 0.650322 # miss rate for ReadExReq accesses -system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.026763 # miss rate for demand accesses -system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.036219 # miss rate for demand accesses -system.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.040512 # miss rate for demand accesses -system.cpu0.l2cache.demand_miss_rate::cpu0.data 0.404827 # miss rate for demand accesses -system.cpu0.l2cache.demand_miss_rate::total 0.186412 # miss rate for demand accesses -system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.026763 # miss rate for overall accesses -system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.036219 # miss rate for overall accesses -system.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.040512 # miss rate for overall accesses -system.cpu0.l2cache.overall_miss_rate::cpu0.data 0.404827 # miss rate for overall accesses -system.cpu0.l2cache.overall_miss_rate::total 0.186412 # miss rate for overall accesses +system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.650746 # miss rate for ReadExReq accesses +system.cpu0.l2cache.ReadExReq_miss_rate::total 0.650746 # miss rate for ReadExReq accesses +system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.028736 # miss rate for demand accesses +system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.039622 # miss rate for demand accesses +system.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.040542 # miss rate for demand accesses +system.cpu0.l2cache.demand_miss_rate::cpu0.data 0.404738 # miss rate for demand accesses +system.cpu0.l2cache.demand_miss_rate::total 0.186406 # miss rate for demand accesses +system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.028736 # miss rate for overall accesses +system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.039622 # miss rate for overall accesses +system.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.040542 # miss rate for overall accesses +system.cpu0.l2cache.overall_miss_rate::cpu0.data 0.404738 # miss rate for overall accesses +system.cpu0.l2cache.overall_miss_rate::total 0.186406 # miss rate for overall accesses system.cpu0.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu0.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -508,45 +505,45 @@ system.cpu0.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu0.l2cache.fast_writes 0 # number of fast writes performed system.cpu0.l2cache.cache_copies 0 # number of cache copies performed -system.cpu0.l2cache.writebacks::writebacks 192870 # number of writebacks -system.cpu0.l2cache.writebacks::total 192870 # number of writebacks +system.cpu0.l2cache.writebacks::writebacks 192841 # number of writebacks +system.cpu0.l2cache.writebacks::total 192841 # number of writebacks system.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu0.toL2Bus.trans_dist::ReadReq 1651731 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::ReadResp 1651731 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::ReadReq 1651853 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::ReadResp 1651853 # Transaction distribution system.cpu0.toL2Bus.trans_dist::WriteReq 28400 # Transaction distribution system.cpu0.toL2Bus.trans_dist::WriteResp 28400 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::Writeback 511566 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::UpgradeReq 26252 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::SCUpgradeReq 18448 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::UpgradeResp 44700 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::ReadExReq 269514 # Transaction distribution -system.cpu0.toL2Bus.trans_dist::ReadExResp 269514 # Transaction distribution -system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 2238348 # Packet count per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 2220284 # Packet count per connected master and slave (bytes) +system.cpu0.toL2Bus.trans_dist::Writeback 511648 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::UpgradeReq 26248 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::SCUpgradeReq 18433 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::UpgradeResp 44681 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::ReadExReq 269517 # Transaction distribution +system.cpu0.toL2Bus.trans_dist::ReadExResp 269517 # Transaction distribution +system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 2238570 # Packet count per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 2220344 # Packet count per connected master and slave (bytes) system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 12828 # Packet count per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 28796 # Packet count per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_count::total 4500256 # Packet count per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 71085816 # Cumulative packet size per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 80909882 # Cumulative packet size per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 28808 # Packet count per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_count::total 4500550 # Packet count per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 71092920 # Cumulative packet size per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 80915642 # Cumulative packet size per connected master and slave (bytes) system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 25656 # Cumulative packet size per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 57592 # Cumulative packet size per connected master and slave (bytes) -system.cpu0.toL2Bus.pkt_size::total 152078946 # Cumulative packet size per connected master and slave (bytes) -system.cpu0.toL2Bus.snoops 322137 # Total snoops (count) -system.cpu0.toL2Bus.snoop_fanout::samples 2656435 # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::mean 5.082643 # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::stdev 0.275341 # Request fanout histogram +system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 57616 # Cumulative packet size per connected master and slave (bytes) +system.cpu0.toL2Bus.pkt_size::total 152091834 # Cumulative packet size per connected master and slave (bytes) +system.cpu0.toL2Bus.snoops 322042 # Total snoops (count) +system.cpu0.toL2Bus.snoop_fanout::samples 2656528 # Request fanout histogram +system.cpu0.toL2Bus.snoop_fanout::mean 5.082604 # Request fanout histogram +system.cpu0.toL2Bus.snoop_fanout::stdev 0.275283 # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::5 2436900 91.74% 91.74% # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::6 219535 8.26% 100.00% # Request fanout histogram +system.cpu0.toL2Bus.snoop_fanout::5 2437088 91.74% 91.74% # Request fanout histogram +system.cpu0.toL2Bus.snoop_fanout::6 219440 8.26% 100.00% # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram system.cpu0.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram -system.cpu0.toL2Bus.snoop_fanout::total 2656435 # Request fanout histogram +system.cpu0.toL2Bus.snoop_fanout::total 2656528 # Request fanout histogram system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -570,9 +567,9 @@ system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # D system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses system.cpu1.dtb.inst_hits 0 # ITB inst hits system.cpu1.dtb.inst_misses 0 # ITB inst misses -system.cpu1.dtb.read_hits 12173905 # DTB read hits -system.cpu1.dtb.read_misses 2853 # DTB read misses -system.cpu1.dtb.write_hits 7587201 # DTB write hits +system.cpu1.dtb.read_hits 12173884 # DTB read hits +system.cpu1.dtb.read_misses 2852 # DTB read misses +system.cpu1.dtb.write_hits 7587193 # DTB write hits system.cpu1.dtb.write_misses 506 # DTB write misses system.cpu1.dtb.flush_tlb 66 # Number of times complete TLB was flushed system.cpu1.dtb.flush_tlb_mva 917 # Number of times TLB was flushed by MVA @@ -583,12 +580,12 @@ system.cpu1.dtb.align_faults 0 # Nu system.cpu1.dtb.prefetch_faults 290 # Number of TLB faults due to prefetch system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions system.cpu1.dtb.perms_faults 163 # Number of TLB faults due to permissions restrictions -system.cpu1.dtb.read_accesses 12176758 # DTB read accesses -system.cpu1.dtb.write_accesses 7587707 # DTB write accesses +system.cpu1.dtb.read_accesses 12176736 # DTB read accesses +system.cpu1.dtb.write_accesses 7587699 # DTB write accesses system.cpu1.dtb.inst_accesses 0 # ITB inst accesses -system.cpu1.dtb.hits 19761106 # DTB hits -system.cpu1.dtb.misses 3359 # DTB misses -system.cpu1.dtb.accesses 19764465 # DTB accesses +system.cpu1.dtb.hits 19761077 # DTB hits +system.cpu1.dtb.misses 3358 # DTB misses +system.cpu1.dtb.accesses 19764435 # DTB accesses system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits @@ -610,7 +607,7 @@ system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu1.itb.inst_hits 53671578 # ITB inst hits +system.cpu1.itb.inst_hits 53671431 # ITB inst hits system.cpu1.itb.inst_misses 1734 # ITB inst misses system.cpu1.itb.read_hits 0 # DTB read hits system.cpu1.itb.read_misses 0 # DTB read misses @@ -627,38 +624,38 @@ system.cpu1.itb.domain_faults 0 # Nu system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions system.cpu1.itb.read_accesses 0 # DTB read accesses system.cpu1.itb.write_accesses 0 # DTB write accesses -system.cpu1.itb.inst_accesses 53673312 # ITB inst accesses -system.cpu1.itb.hits 53671578 # DTB hits +system.cpu1.itb.inst_accesses 53673165 # ITB inst accesses +system.cpu1.itb.hits 53671431 # DTB hits system.cpu1.itb.misses 1734 # DTB misses -system.cpu1.itb.accesses 53673312 # DTB accesses -system.cpu1.numCycles 5605296143 # number of cpu cycles simulated +system.cpu1.itb.accesses 53673165 # DTB accesses +system.cpu1.numCycles 5605321082 # number of cpu cycles simulated system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu1.committedInsts 51401324 # Number of instructions committed -system.cpu1.committedOps 63347594 # Number of ops (including micro ops) committed -system.cpu1.num_int_alu_accesses 56984226 # Number of integer alu accesses +system.cpu1.committedInsts 51401178 # Number of instructions committed +system.cpu1.committedOps 63347444 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 56984089 # Number of integer alu accesses system.cpu1.num_fp_alu_accesses 1792 # Number of float alu accesses -system.cpu1.num_func_calls 9170833 # number of times a function call or return occured -system.cpu1.num_conditional_control_insts 5967095 # number of instructions that are conditional controls -system.cpu1.num_int_insts 56984226 # number of integer instructions +system.cpu1.num_func_calls 9170823 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 5967084 # number of instructions that are conditional controls +system.cpu1.num_int_insts 56984089 # number of integer instructions system.cpu1.num_fp_insts 1792 # number of float instructions -system.cpu1.num_int_register_reads 110674651 # number of times the integer registers were read -system.cpu1.num_int_register_writes 41298354 # number of times the integer registers were written +system.cpu1.num_int_register_reads 110674435 # number of times the integer registers were read +system.cpu1.num_int_register_writes 41298241 # number of times the integer registers were written system.cpu1.num_fp_register_reads 1276 # number of times the floating registers were read system.cpu1.num_fp_register_writes 516 # number of times the floating registers were written -system.cpu1.num_cc_register_reads 196268580 # number of times the CC registers were read -system.cpu1.num_cc_register_writes 18894392 # number of times the CC registers were written -system.cpu1.num_mem_refs 20026364 # number of memory refs -system.cpu1.num_load_insts 12289528 # Number of load instructions -system.cpu1.num_store_insts 7736836 # Number of store instructions -system.cpu1.num_idle_cycles 5539682653.586912 # Number of idle cycles -system.cpu1.num_busy_cycles 65613489.413088 # Number of busy cycles +system.cpu1.num_cc_register_reads 196268127 # number of times the CC registers were read +system.cpu1.num_cc_register_writes 18894317 # number of times the CC registers were written +system.cpu1.num_mem_refs 20026333 # number of memory refs +system.cpu1.num_load_insts 12289505 # Number of load instructions +system.cpu1.num_store_insts 7736828 # Number of store instructions +system.cpu1.num_idle_cycles 5539707743.549846 # Number of idle cycles +system.cpu1.num_busy_cycles 65613338.450155 # Number of busy cycles system.cpu1.not_idle_fraction 0.011706 # Percentage of non-idle cycles system.cpu1.idle_fraction 0.988294 # Percentage of idle cycles -system.cpu1.Branches 15217468 # Number of branches fetched +system.cpu1.Branches 15217445 # Number of branches fetched system.cpu1.op_class::No_OpClass 66 0.00% 0.00% # Class of executed instruction -system.cpu1.op_class::IntAlu 45401296 69.36% 69.36% # Class of executed instruction -system.cpu1.op_class::IntMult 28394 0.04% 69.40% # Class of executed instruction +system.cpu1.op_class::IntAlu 45401182 69.36% 69.36% # Class of executed instruction +system.cpu1.op_class::IntMult 28388 0.04% 69.40% # Class of executed instruction system.cpu1.op_class::IntDiv 0 0.00% 69.40% # Class of executed instruction system.cpu1.op_class::FloatAdd 0 0.00% 69.40% # Class of executed instruction system.cpu1.op_class::FloatCmp 0 0.00% 69.40% # Class of executed instruction @@ -686,84 +683,84 @@ system.cpu1.op_class::SimdFloatMisc 3319 0.01% 69.41% # Cl system.cpu1.op_class::SimdFloatMult 0 0.00% 69.41% # Class of executed instruction system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 69.41% # Class of executed instruction system.cpu1.op_class::SimdFloatSqrt 0 0.00% 69.41% # Class of executed instruction -system.cpu1.op_class::MemRead 12289528 18.77% 88.18% # Class of executed instruction -system.cpu1.op_class::MemWrite 7736836 11.82% 100.00% # Class of executed instruction +system.cpu1.op_class::MemRead 12289505 18.77% 88.18% # Class of executed instruction +system.cpu1.op_class::MemWrite 7736828 11.82% 100.00% # Class of executed instruction system.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction -system.cpu1.op_class::total 65459439 # Class of executed instruction +system.cpu1.op_class::total 65459288 # Class of executed instruction system.cpu1.kern.inst.arm 0 # number of arm instructions executed system.cpu1.kern.inst.quiesce 2739 # number of quiesce instructions executed -system.cpu1.dcache.tags.replacements 191947 # number of replacements -system.cpu1.dcache.tags.tagsinuse 472.736020 # Cycle average of tags in use -system.cpu1.dcache.tags.total_refs 19503484 # Total number of references to valid blocks. -system.cpu1.dcache.tags.sampled_refs 192301 # Sample count of references to valid blocks. -system.cpu1.dcache.tags.avg_refs 101.421646 # Average number of references to valid blocks. +system.cpu1.dcache.tags.replacements 191938 # number of replacements +system.cpu1.dcache.tags.tagsinuse 472.735401 # Cycle average of tags in use +system.cpu1.dcache.tags.total_refs 19503461 # Total number of references to valid blocks. +system.cpu1.dcache.tags.sampled_refs 192292 # Sample count of references to valid blocks. +system.cpu1.dcache.tags.avg_refs 101.426274 # Average number of references to valid blocks. system.cpu1.dcache.tags.warmup_cycle 105851601500 # Cycle when the warmup percentage was hit. -system.cpu1.dcache.tags.occ_blocks::cpu1.data 472.736020 # Average occupied blocks per requestor -system.cpu1.dcache.tags.occ_percent::cpu1.data 0.923313 # Average percentage of cache occupancy -system.cpu1.dcache.tags.occ_percent::total 0.923313 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_blocks::cpu1.data 472.735401 # Average occupied blocks per requestor +system.cpu1.dcache.tags.occ_percent::cpu1.data 0.923311 # Average percentage of cache occupancy +system.cpu1.dcache.tags.occ_percent::total 0.923311 # Average percentage of cache occupancy system.cpu1.dcache.tags.occ_task_id_blocks::1024 354 # Occupied blocks per task id system.cpu1.dcache.tags.age_task_id_blocks_1024::2 341 # Occupied blocks per task id system.cpu1.dcache.tags.age_task_id_blocks_1024::3 13 # Occupied blocks per task id system.cpu1.dcache.tags.occ_task_id_percent::1024 0.691406 # Percentage of cache occupancy per task id -system.cpu1.dcache.tags.tag_accesses 39751950 # Number of tag accesses -system.cpu1.dcache.tags.data_accesses 39751950 # Number of data accesses -system.cpu1.dcache.ReadReq_hits::cpu1.data 11858675 # number of ReadReq hits -system.cpu1.dcache.ReadReq_hits::total 11858675 # number of ReadReq hits -system.cpu1.dcache.WriteReq_hits::cpu1.data 7397476 # number of WriteReq hits -system.cpu1.dcache.WriteReq_hits::total 7397476 # number of WriteReq hits -system.cpu1.dcache.SoftPFReq_hits::cpu1.data 50100 # number of SoftPFReq hits -system.cpu1.dcache.SoftPFReq_hits::total 50100 # number of SoftPFReq hits +system.cpu1.dcache.tags.tag_accesses 39751883 # Number of tag accesses +system.cpu1.dcache.tags.data_accesses 39751883 # Number of data accesses +system.cpu1.dcache.ReadReq_hits::cpu1.data 11858662 # number of ReadReq hits +system.cpu1.dcache.ReadReq_hits::total 11858662 # number of ReadReq hits +system.cpu1.dcache.WriteReq_hits::cpu1.data 7397475 # number of WriteReq hits +system.cpu1.dcache.WriteReq_hits::total 7397475 # number of WriteReq hits +system.cpu1.dcache.SoftPFReq_hits::cpu1.data 50099 # number of SoftPFReq hits +system.cpu1.dcache.SoftPFReq_hits::total 50099 # number of SoftPFReq hits system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 91447 # number of LoadLockedReq hits system.cpu1.dcache.LoadLockedReq_hits::total 91447 # number of LoadLockedReq hits -system.cpu1.dcache.StoreCondReq_hits::cpu1.data 72420 # number of StoreCondReq hits -system.cpu1.dcache.StoreCondReq_hits::total 72420 # number of StoreCondReq hits -system.cpu1.dcache.demand_hits::cpu1.data 19256151 # number of demand (read+write) hits -system.cpu1.dcache.demand_hits::total 19256151 # number of demand (read+write) hits -system.cpu1.dcache.overall_hits::cpu1.data 19306251 # number of overall hits -system.cpu1.dcache.overall_hits::total 19306251 # number of overall hits -system.cpu1.dcache.ReadReq_misses::cpu1.data 136639 # number of ReadReq misses -system.cpu1.dcache.ReadReq_misses::total 136639 # number of ReadReq misses -system.cpu1.dcache.WriteReq_misses::cpu1.data 92478 # number of WriteReq misses -system.cpu1.dcache.WriteReq_misses::total 92478 # number of WriteReq misses -system.cpu1.dcache.SoftPFReq_misses::cpu1.data 30718 # number of SoftPFReq misses -system.cpu1.dcache.SoftPFReq_misses::total 30718 # number of SoftPFReq misses +system.cpu1.dcache.StoreCondReq_hits::cpu1.data 72435 # number of StoreCondReq hits +system.cpu1.dcache.StoreCondReq_hits::total 72435 # number of StoreCondReq hits +system.cpu1.dcache.demand_hits::cpu1.data 19256137 # number of demand (read+write) hits +system.cpu1.dcache.demand_hits::total 19256137 # number of demand (read+write) hits +system.cpu1.dcache.overall_hits::cpu1.data 19306236 # number of overall hits +system.cpu1.dcache.overall_hits::total 19306236 # number of overall hits +system.cpu1.dcache.ReadReq_misses::cpu1.data 136630 # number of ReadReq misses +system.cpu1.dcache.ReadReq_misses::total 136630 # number of ReadReq misses +system.cpu1.dcache.WriteReq_misses::cpu1.data 92471 # number of WriteReq misses +system.cpu1.dcache.WriteReq_misses::total 92471 # number of WriteReq misses +system.cpu1.dcache.SoftPFReq_misses::cpu1.data 30719 # number of SoftPFReq misses +system.cpu1.dcache.SoftPFReq_misses::total 30719 # number of SoftPFReq misses system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 5318 # number of LoadLockedReq misses system.cpu1.dcache.LoadLockedReq_misses::total 5318 # number of LoadLockedReq misses -system.cpu1.dcache.StoreCondReq_misses::cpu1.data 22559 # number of StoreCondReq misses -system.cpu1.dcache.StoreCondReq_misses::total 22559 # number of StoreCondReq misses -system.cpu1.dcache.demand_misses::cpu1.data 229117 # number of demand (read+write) misses -system.cpu1.dcache.demand_misses::total 229117 # number of demand (read+write) misses -system.cpu1.dcache.overall_misses::cpu1.data 259835 # number of overall misses -system.cpu1.dcache.overall_misses::total 259835 # number of overall misses -system.cpu1.dcache.ReadReq_accesses::cpu1.data 11995314 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.ReadReq_accesses::total 11995314 # number of ReadReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::cpu1.data 7489954 # number of WriteReq accesses(hits+misses) -system.cpu1.dcache.WriteReq_accesses::total 7489954 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.StoreCondReq_misses::cpu1.data 22544 # number of StoreCondReq misses +system.cpu1.dcache.StoreCondReq_misses::total 22544 # number of StoreCondReq misses +system.cpu1.dcache.demand_misses::cpu1.data 229101 # number of demand (read+write) misses +system.cpu1.dcache.demand_misses::total 229101 # number of demand (read+write) misses +system.cpu1.dcache.overall_misses::cpu1.data 259820 # number of overall misses +system.cpu1.dcache.overall_misses::total 259820 # number of overall misses +system.cpu1.dcache.ReadReq_accesses::cpu1.data 11995292 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.ReadReq_accesses::total 11995292 # number of ReadReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::cpu1.data 7489946 # number of WriteReq accesses(hits+misses) +system.cpu1.dcache.WriteReq_accesses::total 7489946 # number of WriteReq accesses(hits+misses) system.cpu1.dcache.SoftPFReq_accesses::cpu1.data 80818 # number of SoftPFReq accesses(hits+misses) system.cpu1.dcache.SoftPFReq_accesses::total 80818 # number of SoftPFReq accesses(hits+misses) system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 96765 # number of LoadLockedReq accesses(hits+misses) system.cpu1.dcache.LoadLockedReq_accesses::total 96765 # number of LoadLockedReq accesses(hits+misses) system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 94979 # number of StoreCondReq accesses(hits+misses) system.cpu1.dcache.StoreCondReq_accesses::total 94979 # number of StoreCondReq accesses(hits+misses) -system.cpu1.dcache.demand_accesses::cpu1.data 19485268 # number of demand (read+write) accesses -system.cpu1.dcache.demand_accesses::total 19485268 # number of demand (read+write) accesses -system.cpu1.dcache.overall_accesses::cpu1.data 19566086 # number of overall (read+write) accesses -system.cpu1.dcache.overall_accesses::total 19566086 # number of overall (read+write) accesses -system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.011391 # miss rate for ReadReq accesses -system.cpu1.dcache.ReadReq_miss_rate::total 0.011391 # miss rate for ReadReq accesses -system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.012347 # miss rate for WriteReq accesses -system.cpu1.dcache.WriteReq_miss_rate::total 0.012347 # miss rate for WriteReq accesses -system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.380089 # miss rate for SoftPFReq accesses -system.cpu1.dcache.SoftPFReq_miss_rate::total 0.380089 # miss rate for SoftPFReq accesses +system.cpu1.dcache.demand_accesses::cpu1.data 19485238 # number of demand (read+write) accesses +system.cpu1.dcache.demand_accesses::total 19485238 # number of demand (read+write) accesses +system.cpu1.dcache.overall_accesses::cpu1.data 19566056 # number of overall (read+write) accesses +system.cpu1.dcache.overall_accesses::total 19566056 # number of overall (read+write) accesses +system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.011390 # miss rate for ReadReq accesses +system.cpu1.dcache.ReadReq_miss_rate::total 0.011390 # miss rate for ReadReq accesses +system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.012346 # miss rate for WriteReq accesses +system.cpu1.dcache.WriteReq_miss_rate::total 0.012346 # miss rate for WriteReq accesses +system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.380101 # miss rate for SoftPFReq accesses +system.cpu1.dcache.SoftPFReq_miss_rate::total 0.380101 # miss rate for SoftPFReq accesses system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.054958 # miss rate for LoadLockedReq accesses system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.054958 # miss rate for LoadLockedReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.237516 # miss rate for StoreCondReq accesses -system.cpu1.dcache.StoreCondReq_miss_rate::total 0.237516 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.237358 # miss rate for StoreCondReq accesses +system.cpu1.dcache.StoreCondReq_miss_rate::total 0.237358 # miss rate for StoreCondReq accesses system.cpu1.dcache.demand_miss_rate::cpu1.data 0.011758 # miss rate for demand accesses system.cpu1.dcache.demand_miss_rate::total 0.011758 # miss rate for demand accesses -system.cpu1.dcache.overall_miss_rate::cpu1.data 0.013280 # miss rate for overall accesses -system.cpu1.dcache.overall_miss_rate::total 0.013280 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::cpu1.data 0.013279 # miss rate for overall accesses +system.cpu1.dcache.overall_miss_rate::total 0.013279 # miss rate for overall accesses system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -772,42 +769,42 @@ system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.dcache.fast_writes 0 # number of fast writes performed system.cpu1.dcache.cache_copies 0 # number of cache copies performed -system.cpu1.dcache.writebacks::writebacks 120692 # number of writebacks -system.cpu1.dcache.writebacks::total 120692 # number of writebacks +system.cpu1.dcache.writebacks::writebacks 120709 # number of writebacks +system.cpu1.dcache.writebacks::total 120709 # number of writebacks system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.icache.tags.replacements 523402 # number of replacements -system.cpu1.icache.tags.tagsinuse 499.711076 # Cycle average of tags in use -system.cpu1.icache.tags.total_refs 53148754 # Total number of references to valid blocks. -system.cpu1.icache.tags.sampled_refs 523914 # Sample count of references to valid blocks. -system.cpu1.icache.tags.avg_refs 101.445569 # Average number of references to valid blocks. +system.cpu1.icache.tags.replacements 523373 # number of replacements +system.cpu1.icache.tags.tagsinuse 499.711131 # Cycle average of tags in use +system.cpu1.icache.tags.total_refs 53148636 # Total number of references to valid blocks. +system.cpu1.icache.tags.sampled_refs 523885 # Sample count of references to valid blocks. +system.cpu1.icache.tags.avg_refs 101.450960 # Average number of references to valid blocks. system.cpu1.icache.tags.warmup_cycle 76931404500 # Cycle when the warmup percentage was hit. -system.cpu1.icache.tags.occ_blocks::cpu1.inst 499.711076 # Average occupied blocks per requestor +system.cpu1.icache.tags.occ_blocks::cpu1.inst 499.711131 # Average occupied blocks per requestor system.cpu1.icache.tags.occ_percent::cpu1.inst 0.975998 # Average percentage of cache occupancy system.cpu1.icache.tags.occ_percent::total 0.975998 # Average percentage of cache occupancy system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id system.cpu1.icache.tags.age_task_id_blocks_1024::2 477 # Occupied blocks per task id system.cpu1.icache.tags.age_task_id_blocks_1024::3 35 # Occupied blocks per task id system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id -system.cpu1.icache.tags.tag_accesses 107869250 # Number of tag accesses -system.cpu1.icache.tags.data_accesses 107869250 # Number of data accesses -system.cpu1.icache.ReadReq_hits::cpu1.inst 53148754 # number of ReadReq hits -system.cpu1.icache.ReadReq_hits::total 53148754 # number of ReadReq hits -system.cpu1.icache.demand_hits::cpu1.inst 53148754 # number of demand (read+write) hits -system.cpu1.icache.demand_hits::total 53148754 # number of demand (read+write) hits -system.cpu1.icache.overall_hits::cpu1.inst 53148754 # number of overall hits -system.cpu1.icache.overall_hits::total 53148754 # number of overall hits -system.cpu1.icache.ReadReq_misses::cpu1.inst 523914 # number of ReadReq misses -system.cpu1.icache.ReadReq_misses::total 523914 # number of ReadReq misses -system.cpu1.icache.demand_misses::cpu1.inst 523914 # number of demand (read+write) misses -system.cpu1.icache.demand_misses::total 523914 # number of demand (read+write) misses -system.cpu1.icache.overall_misses::cpu1.inst 523914 # number of overall misses -system.cpu1.icache.overall_misses::total 523914 # number of overall misses -system.cpu1.icache.ReadReq_accesses::cpu1.inst 53672668 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.ReadReq_accesses::total 53672668 # number of ReadReq accesses(hits+misses) -system.cpu1.icache.demand_accesses::cpu1.inst 53672668 # number of demand (read+write) accesses -system.cpu1.icache.demand_accesses::total 53672668 # number of demand (read+write) accesses -system.cpu1.icache.overall_accesses::cpu1.inst 53672668 # number of overall (read+write) accesses -system.cpu1.icache.overall_accesses::total 53672668 # number of overall (read+write) accesses +system.cpu1.icache.tags.tag_accesses 107868927 # Number of tag accesses +system.cpu1.icache.tags.data_accesses 107868927 # Number of data accesses +system.cpu1.icache.ReadReq_hits::cpu1.inst 53148636 # number of ReadReq hits +system.cpu1.icache.ReadReq_hits::total 53148636 # number of ReadReq hits +system.cpu1.icache.demand_hits::cpu1.inst 53148636 # number of demand (read+write) hits +system.cpu1.icache.demand_hits::total 53148636 # number of demand (read+write) hits +system.cpu1.icache.overall_hits::cpu1.inst 53148636 # number of overall hits +system.cpu1.icache.overall_hits::total 53148636 # number of overall hits +system.cpu1.icache.ReadReq_misses::cpu1.inst 523885 # number of ReadReq misses +system.cpu1.icache.ReadReq_misses::total 523885 # number of ReadReq misses +system.cpu1.icache.demand_misses::cpu1.inst 523885 # number of demand (read+write) misses +system.cpu1.icache.demand_misses::total 523885 # number of demand (read+write) misses +system.cpu1.icache.overall_misses::cpu1.inst 523885 # number of overall misses +system.cpu1.icache.overall_misses::total 523885 # number of overall misses +system.cpu1.icache.ReadReq_accesses::cpu1.inst 53672521 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.ReadReq_accesses::total 53672521 # number of ReadReq accesses(hits+misses) +system.cpu1.icache.demand_accesses::cpu1.inst 53672521 # number of demand (read+write) accesses +system.cpu1.icache.demand_accesses::total 53672521 # number of demand (read+write) accesses +system.cpu1.icache.overall_accesses::cpu1.inst 53672521 # number of overall (read+write) accesses +system.cpu1.icache.overall_accesses::total 53672521 # number of overall (read+write) accesses system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.009761 # miss rate for ReadReq accesses system.cpu1.icache.ReadReq_miss_rate::total 0.009761 # miss rate for ReadReq accesses system.cpu1.icache.demand_miss_rate::cpu1.inst 0.009761 # miss rate for demand accesses @@ -832,121 +829,121 @@ system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit 0 system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_issued 0 # number of hwpf issued system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time -system.cpu1.l2cache.tags.replacements 48632 # number of replacements -system.cpu1.l2cache.tags.tagsinuse 15302.414906 # Cycle average of tags in use -system.cpu1.l2cache.tags.total_refs 716436 # Total number of references to valid blocks. -system.cpu1.l2cache.tags.sampled_refs 63462 # Sample count of references to valid blocks. -system.cpu1.l2cache.tags.avg_refs 11.289212 # Average number of references to valid blocks. +system.cpu1.l2cache.tags.replacements 48598 # number of replacements +system.cpu1.l2cache.tags.tagsinuse 15305.342188 # Cycle average of tags in use +system.cpu1.l2cache.tags.total_refs 716678 # Total number of references to valid blocks. +system.cpu1.l2cache.tags.sampled_refs 63421 # Sample count of references to valid blocks. +system.cpu1.l2cache.tags.avg_refs 11.300326 # Average number of references to valid blocks. system.cpu1.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu1.l2cache.tags.occ_blocks::writebacks 8289.533576 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 4.964027 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 2.029845 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_blocks::cpu1.inst 3282.932073 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_blocks::cpu1.data 3722.955385 # Average occupied blocks per requestor -system.cpu1.l2cache.tags.occ_percent::writebacks 0.505953 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.000303 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_blocks::writebacks 8327.809104 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 4.085339 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 2.030831 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_blocks::cpu1.inst 3278.951411 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_blocks::cpu1.data 3692.465503 # Average occupied blocks per requestor +system.cpu1.l2cache.tags.occ_percent::writebacks 0.508289 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.000249 # Average percentage of cache occupancy system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.000124 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.200374 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::cpu1.data 0.227231 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_percent::total 0.933985 # Average percentage of cache occupancy -system.cpu1.l2cache.tags.occ_task_id_blocks::1023 26 # Occupied blocks per task id -system.cpu1.l2cache.tags.occ_task_id_blocks::1024 14804 # Occupied blocks per task id +system.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.200131 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_percent::cpu1.data 0.225370 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_percent::total 0.934164 # Average percentage of cache occupancy +system.cpu1.l2cache.tags.occ_task_id_blocks::1023 24 # Occupied blocks per task id +system.cpu1.l2cache.tags.occ_task_id_blocks::1024 14799 # Occupied blocks per task id system.cpu1.l2cache.tags.age_task_id_blocks_1023::2 6 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1023::4 19 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1024::2 554 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1024::3 9309 # Occupied blocks per task id -system.cpu1.l2cache.tags.age_task_id_blocks_1024::4 4941 # Occupied blocks per task id -system.cpu1.l2cache.tags.occ_task_id_percent::1023 0.001587 # Percentage of cache occupancy per task id -system.cpu1.l2cache.tags.occ_task_id_percent::1024 0.903564 # Percentage of cache occupancy per task id -system.cpu1.l2cache.tags.tag_accesses 15214590 # Number of tag accesses -system.cpu1.l2cache.tags.data_accesses 15214590 # Number of data accesses -system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 3250 # number of ReadReq hits -system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 1767 # number of ReadReq hits -system.cpu1.l2cache.ReadReq_hits::cpu1.inst 510040 # number of ReadReq hits -system.cpu1.l2cache.ReadReq_hits::cpu1.data 99338 # number of ReadReq hits -system.cpu1.l2cache.ReadReq_hits::total 614395 # number of ReadReq hits -system.cpu1.l2cache.Writeback_hits::writebacks 120692 # number of Writeback hits -system.cpu1.l2cache.Writeback_hits::total 120692 # number of Writeback hits -system.cpu1.l2cache.UpgradeReq_hits::cpu1.data 7 # number of UpgradeReq hits -system.cpu1.l2cache.UpgradeReq_hits::total 7 # number of UpgradeReq hits -system.cpu1.l2cache.ReadExReq_hits::cpu1.data 19796 # number of ReadExReq hits -system.cpu1.l2cache.ReadExReq_hits::total 19796 # number of ReadExReq hits -system.cpu1.l2cache.demand_hits::cpu1.dtb.walker 3250 # number of demand (read+write) hits -system.cpu1.l2cache.demand_hits::cpu1.itb.walker 1767 # number of demand (read+write) hits -system.cpu1.l2cache.demand_hits::cpu1.inst 510040 # number of demand (read+write) hits -system.cpu1.l2cache.demand_hits::cpu1.data 119134 # number of demand (read+write) hits -system.cpu1.l2cache.demand_hits::total 634191 # number of demand (read+write) hits -system.cpu1.l2cache.overall_hits::cpu1.dtb.walker 3250 # number of overall hits -system.cpu1.l2cache.overall_hits::cpu1.itb.walker 1767 # number of overall hits -system.cpu1.l2cache.overall_hits::cpu1.inst 510040 # number of overall hits -system.cpu1.l2cache.overall_hits::cpu1.data 119134 # number of overall hits -system.cpu1.l2cache.overall_hits::total 634191 # number of overall hits -system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 345 # number of ReadReq misses -system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 269 # number of ReadReq misses -system.cpu1.l2cache.ReadReq_misses::cpu1.inst 13874 # number of ReadReq misses -system.cpu1.l2cache.ReadReq_misses::cpu1.data 73337 # number of ReadReq misses -system.cpu1.l2cache.ReadReq_misses::total 87825 # number of ReadReq misses -system.cpu1.l2cache.UpgradeReq_misses::cpu1.data 28856 # number of UpgradeReq misses -system.cpu1.l2cache.UpgradeReq_misses::total 28856 # number of UpgradeReq misses -system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 22559 # number of SCUpgradeReq misses -system.cpu1.l2cache.SCUpgradeReq_misses::total 22559 # number of SCUpgradeReq misses -system.cpu1.l2cache.ReadExReq_misses::cpu1.data 43819 # number of ReadExReq misses -system.cpu1.l2cache.ReadExReq_misses::total 43819 # number of ReadExReq misses -system.cpu1.l2cache.demand_misses::cpu1.dtb.walker 345 # number of demand (read+write) misses -system.cpu1.l2cache.demand_misses::cpu1.itb.walker 269 # number of demand (read+write) misses -system.cpu1.l2cache.demand_misses::cpu1.inst 13874 # number of demand (read+write) misses -system.cpu1.l2cache.demand_misses::cpu1.data 117156 # number of demand (read+write) misses -system.cpu1.l2cache.demand_misses::total 131644 # number of demand (read+write) misses -system.cpu1.l2cache.overall_misses::cpu1.dtb.walker 345 # number of overall misses -system.cpu1.l2cache.overall_misses::cpu1.itb.walker 269 # number of overall misses -system.cpu1.l2cache.overall_misses::cpu1.inst 13874 # number of overall misses -system.cpu1.l2cache.overall_misses::cpu1.data 117156 # number of overall misses -system.cpu1.l2cache.overall_misses::total 131644 # number of overall misses -system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 3595 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 2036 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.ReadReq_accesses::cpu1.inst 523914 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.ReadReq_accesses::cpu1.data 172675 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.ReadReq_accesses::total 702220 # number of ReadReq accesses(hits+misses) -system.cpu1.l2cache.Writeback_accesses::writebacks 120692 # number of Writeback accesses(hits+misses) -system.cpu1.l2cache.Writeback_accesses::total 120692 # number of Writeback accesses(hits+misses) -system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 28863 # number of UpgradeReq accesses(hits+misses) -system.cpu1.l2cache.UpgradeReq_accesses::total 28863 # number of UpgradeReq accesses(hits+misses) -system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 22559 # number of SCUpgradeReq accesses(hits+misses) -system.cpu1.l2cache.SCUpgradeReq_accesses::total 22559 # number of SCUpgradeReq accesses(hits+misses) -system.cpu1.l2cache.ReadExReq_accesses::cpu1.data 63615 # number of ReadExReq accesses(hits+misses) -system.cpu1.l2cache.ReadExReq_accesses::total 63615 # number of ReadExReq accesses(hits+misses) -system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 3595 # number of demand (read+write) accesses -system.cpu1.l2cache.demand_accesses::cpu1.itb.walker 2036 # number of demand (read+write) accesses -system.cpu1.l2cache.demand_accesses::cpu1.inst 523914 # number of demand (read+write) accesses -system.cpu1.l2cache.demand_accesses::cpu1.data 236290 # number of demand (read+write) accesses -system.cpu1.l2cache.demand_accesses::total 765835 # number of demand (read+write) accesses -system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 3595 # number of overall (read+write) accesses -system.cpu1.l2cache.overall_accesses::cpu1.itb.walker 2036 # number of overall (read+write) accesses -system.cpu1.l2cache.overall_accesses::cpu1.inst 523914 # number of overall (read+write) accesses -system.cpu1.l2cache.overall_accesses::cpu1.data 236290 # number of overall (read+write) accesses -system.cpu1.l2cache.overall_accesses::total 765835 # number of overall (read+write) accesses -system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.095967 # miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.132122 # miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_miss_rate::cpu1.inst 0.026481 # miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_miss_rate::cpu1.data 0.424711 # miss rate for ReadReq accesses -system.cpu1.l2cache.ReadReq_miss_rate::total 0.125068 # miss rate for ReadReq accesses -system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.999757 # miss rate for UpgradeReq accesses -system.cpu1.l2cache.UpgradeReq_miss_rate::total 0.999757 # miss rate for UpgradeReq accesses +system.cpu1.l2cache.tags.age_task_id_blocks_1023::3 4 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1023::4 14 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1024::2 539 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1024::3 9279 # Occupied blocks per task id +system.cpu1.l2cache.tags.age_task_id_blocks_1024::4 4981 # Occupied blocks per task id +system.cpu1.l2cache.tags.occ_task_id_percent::1023 0.001465 # Percentage of cache occupancy per task id +system.cpu1.l2cache.tags.occ_task_id_percent::1024 0.903259 # Percentage of cache occupancy per task id +system.cpu1.l2cache.tags.tag_accesses 15211446 # Number of tag accesses +system.cpu1.l2cache.tags.data_accesses 15211446 # Number of data accesses +system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 3145 # number of ReadReq hits +system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 1724 # number of ReadReq hits +system.cpu1.l2cache.ReadReq_hits::cpu1.inst 510078 # number of ReadReq hits +system.cpu1.l2cache.ReadReq_hits::cpu1.data 99331 # number of ReadReq hits +system.cpu1.l2cache.ReadReq_hits::total 614278 # number of ReadReq hits +system.cpu1.l2cache.Writeback_hits::writebacks 120709 # number of Writeback hits +system.cpu1.l2cache.Writeback_hits::total 120709 # number of Writeback hits +system.cpu1.l2cache.UpgradeReq_hits::cpu1.data 8 # number of UpgradeReq hits +system.cpu1.l2cache.UpgradeReq_hits::total 8 # number of UpgradeReq hits +system.cpu1.l2cache.ReadExReq_hits::cpu1.data 19802 # number of ReadExReq hits +system.cpu1.l2cache.ReadExReq_hits::total 19802 # number of ReadExReq hits +system.cpu1.l2cache.demand_hits::cpu1.dtb.walker 3145 # number of demand (read+write) hits +system.cpu1.l2cache.demand_hits::cpu1.itb.walker 1724 # number of demand (read+write) hits +system.cpu1.l2cache.demand_hits::cpu1.inst 510078 # number of demand (read+write) hits +system.cpu1.l2cache.demand_hits::cpu1.data 119133 # number of demand (read+write) hits +system.cpu1.l2cache.demand_hits::total 634080 # number of demand (read+write) hits +system.cpu1.l2cache.overall_hits::cpu1.dtb.walker 3145 # number of overall hits +system.cpu1.l2cache.overall_hits::cpu1.itb.walker 1724 # number of overall hits +system.cpu1.l2cache.overall_hits::cpu1.inst 510078 # number of overall hits +system.cpu1.l2cache.overall_hits::cpu1.data 119133 # number of overall hits +system.cpu1.l2cache.overall_hits::total 634080 # number of overall hits +system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 344 # number of ReadReq misses +system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 272 # number of ReadReq misses +system.cpu1.l2cache.ReadReq_misses::cpu1.inst 13807 # number of ReadReq misses +system.cpu1.l2cache.ReadReq_misses::cpu1.data 73336 # number of ReadReq misses +system.cpu1.l2cache.ReadReq_misses::total 87759 # number of ReadReq misses +system.cpu1.l2cache.UpgradeReq_misses::cpu1.data 28847 # number of UpgradeReq misses +system.cpu1.l2cache.UpgradeReq_misses::total 28847 # number of UpgradeReq misses +system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 22544 # number of SCUpgradeReq misses +system.cpu1.l2cache.SCUpgradeReq_misses::total 22544 # number of SCUpgradeReq misses +system.cpu1.l2cache.ReadExReq_misses::cpu1.data 43814 # number of ReadExReq misses +system.cpu1.l2cache.ReadExReq_misses::total 43814 # number of ReadExReq misses +system.cpu1.l2cache.demand_misses::cpu1.dtb.walker 344 # number of demand (read+write) misses +system.cpu1.l2cache.demand_misses::cpu1.itb.walker 272 # number of demand (read+write) misses +system.cpu1.l2cache.demand_misses::cpu1.inst 13807 # number of demand (read+write) misses +system.cpu1.l2cache.demand_misses::cpu1.data 117150 # number of demand (read+write) misses +system.cpu1.l2cache.demand_misses::total 131573 # number of demand (read+write) misses +system.cpu1.l2cache.overall_misses::cpu1.dtb.walker 344 # number of overall misses +system.cpu1.l2cache.overall_misses::cpu1.itb.walker 272 # number of overall misses +system.cpu1.l2cache.overall_misses::cpu1.inst 13807 # number of overall misses +system.cpu1.l2cache.overall_misses::cpu1.data 117150 # number of overall misses +system.cpu1.l2cache.overall_misses::total 131573 # number of overall misses +system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 3489 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 1996 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.ReadReq_accesses::cpu1.inst 523885 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.ReadReq_accesses::cpu1.data 172667 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.ReadReq_accesses::total 702037 # number of ReadReq accesses(hits+misses) +system.cpu1.l2cache.Writeback_accesses::writebacks 120709 # number of Writeback accesses(hits+misses) +system.cpu1.l2cache.Writeback_accesses::total 120709 # number of Writeback accesses(hits+misses) +system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 28855 # number of UpgradeReq accesses(hits+misses) +system.cpu1.l2cache.UpgradeReq_accesses::total 28855 # number of UpgradeReq accesses(hits+misses) +system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 22544 # number of SCUpgradeReq accesses(hits+misses) +system.cpu1.l2cache.SCUpgradeReq_accesses::total 22544 # number of SCUpgradeReq accesses(hits+misses) +system.cpu1.l2cache.ReadExReq_accesses::cpu1.data 63616 # number of ReadExReq accesses(hits+misses) +system.cpu1.l2cache.ReadExReq_accesses::total 63616 # number of ReadExReq accesses(hits+misses) +system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 3489 # number of demand (read+write) accesses +system.cpu1.l2cache.demand_accesses::cpu1.itb.walker 1996 # number of demand (read+write) accesses +system.cpu1.l2cache.demand_accesses::cpu1.inst 523885 # number of demand (read+write) accesses +system.cpu1.l2cache.demand_accesses::cpu1.data 236283 # number of demand (read+write) accesses +system.cpu1.l2cache.demand_accesses::total 765653 # number of demand (read+write) accesses +system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 3489 # number of overall (read+write) accesses +system.cpu1.l2cache.overall_accesses::cpu1.itb.walker 1996 # number of overall (read+write) accesses +system.cpu1.l2cache.overall_accesses::cpu1.inst 523885 # number of overall (read+write) accesses +system.cpu1.l2cache.overall_accesses::cpu1.data 236283 # number of overall (read+write) accesses +system.cpu1.l2cache.overall_accesses::total 765653 # number of overall (read+write) accesses +system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.098596 # miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.136273 # miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_miss_rate::cpu1.inst 0.026355 # miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_miss_rate::cpu1.data 0.424725 # miss rate for ReadReq accesses +system.cpu1.l2cache.ReadReq_miss_rate::total 0.125006 # miss rate for ReadReq accesses +system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.999723 # miss rate for UpgradeReq accesses +system.cpu1.l2cache.UpgradeReq_miss_rate::total 0.999723 # miss rate for UpgradeReq accesses system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeReq accesses system.cpu1.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses -system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.688816 # miss rate for ReadExReq accesses -system.cpu1.l2cache.ReadExReq_miss_rate::total 0.688816 # miss rate for ReadExReq accesses -system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.095967 # miss rate for demand accesses -system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.132122 # miss rate for demand accesses -system.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.026481 # miss rate for demand accesses -system.cpu1.l2cache.demand_miss_rate::cpu1.data 0.495814 # miss rate for demand accesses -system.cpu1.l2cache.demand_miss_rate::total 0.171896 # miss rate for demand accesses -system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.095967 # miss rate for overall accesses -system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.132122 # miss rate for overall accesses -system.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.026481 # miss rate for overall accesses -system.cpu1.l2cache.overall_miss_rate::cpu1.data 0.495814 # miss rate for overall accesses -system.cpu1.l2cache.overall_miss_rate::total 0.171896 # miss rate for overall accesses +system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.688726 # miss rate for ReadExReq accesses +system.cpu1.l2cache.ReadExReq_miss_rate::total 0.688726 # miss rate for ReadExReq accesses +system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.098596 # miss rate for demand accesses +system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.136273 # miss rate for demand accesses +system.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.026355 # miss rate for demand accesses +system.cpu1.l2cache.demand_miss_rate::cpu1.data 0.495804 # miss rate for demand accesses +system.cpu1.l2cache.demand_miss_rate::total 0.171844 # miss rate for demand accesses +system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.098596 # miss rate for overall accesses +system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.136273 # miss rate for overall accesses +system.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.026355 # miss rate for overall accesses +system.cpu1.l2cache.overall_miss_rate::cpu1.data 0.495804 # miss rate for overall accesses +system.cpu1.l2cache.overall_miss_rate::total 0.171844 # miss rate for overall accesses system.cpu1.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu1.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -955,45 +952,45 @@ system.cpu1.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu1.l2cache.fast_writes 0 # number of fast writes performed system.cpu1.l2cache.cache_copies 0 # number of cache copies performed -system.cpu1.l2cache.writebacks::writebacks 32939 # number of writebacks -system.cpu1.l2cache.writebacks::total 32939 # number of writebacks +system.cpu1.l2cache.writebacks::writebacks 32919 # number of writebacks +system.cpu1.l2cache.writebacks::total 32919 # number of writebacks system.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu1.toL2Bus.trans_dist::ReadReq 709339 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::ReadResp 709339 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::ReadReq 709301 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::ReadResp 709301 # Transaction distribution system.cpu1.toL2Bus.trans_dist::WriteReq 2505 # Transaction distribution system.cpu1.toL2Bus.trans_dist::WriteResp 2505 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::Writeback 120692 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::UpgradeReq 28863 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::SCUpgradeReq 22559 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::UpgradeResp 51422 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::ReadExReq 63615 # Transaction distribution -system.cpu1.toL2Bus.trans_dist::ReadExResp 63615 # Transaction distribution -system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 1048182 # Packet count per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 707576 # Packet count per connected master and slave (bytes) +system.cpu1.toL2Bus.trans_dist::Writeback 120709 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::UpgradeReq 28855 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::SCUpgradeReq 22544 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::UpgradeResp 51399 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::ReadExReq 63616 # Transaction distribution +system.cpu1.toL2Bus.trans_dist::ReadExResp 63616 # Transaction distribution +system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 1048124 # Packet count per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 707533 # Packet count per connected master and slave (bytes) system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 6616 # Packet count per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 12080 # Packet count per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_count::total 1774454 # Packet count per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 33531204 # Cumulative packet size per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 22866030 # Cumulative packet size per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 12078 # Packet count per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_count::total 1774351 # Packet count per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 33529348 # Cumulative packet size per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 22866670 # Cumulative packet size per connected master and slave (bytes) system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 13232 # Cumulative packet size per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 24160 # Cumulative packet size per connected master and slave (bytes) -system.cpu1.toL2Bus.pkt_size::total 56434626 # Cumulative packet size per connected master and slave (bytes) -system.cpu1.toL2Bus.snoops 499621 # Total snoops (count) -system.cpu1.toL2Bus.snoop_fanout::samples 1371622 # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::mean 5.313465 # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::stdev 0.463902 # Request fanout histogram +system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 24156 # Cumulative packet size per connected master and slave (bytes) +system.cpu1.toL2Bus.pkt_size::total 56433406 # Cumulative packet size per connected master and slave (bytes) +system.cpu1.toL2Bus.snoops 499587 # Total snoops (count) +system.cpu1.toL2Bus.snoop_fanout::samples 1371557 # Request fanout histogram +system.cpu1.toL2Bus.snoop_fanout::mean 5.313464 # Request fanout histogram +system.cpu1.toL2Bus.snoop_fanout::stdev 0.463901 # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::5 941666 68.65% 68.65% # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::6 429956 31.35% 100.00% # Request fanout histogram +system.cpu1.toL2Bus.snoop_fanout::5 941623 68.65% 68.65% # Request fanout histogram +system.cpu1.toL2Bus.snoop_fanout::6 429934 31.35% 100.00% # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram system.cpu1.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram -system.cpu1.toL2Bus.snoop_fanout::total 1371622 # Request fanout histogram +system.cpu1.toL2Bus.snoop_fanout::total 1371557 # Request fanout histogram system.iobus.trans_dist::ReadReq 31002 # Transaction distribution system.iobus.trans_dist::ReadResp 31002 # Transaction distribution system.iobus.trans_dist::WriteReq 59433 # Transaction distribution @@ -1050,23 +1047,23 @@ system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 2321 system.iobus.pkt_size_system.realview.ide.dma::total 2321248 # Cumulative packet size per connected master and slave (bytes) system.iobus.pkt_size::total 2484056 # Cumulative packet size per connected master and slave (bytes) system.iocache.tags.replacements 36442 # number of replacements -system.iocache.tags.tagsinuse 14.586086 # Cycle average of tags in use +system.iocache.tags.tagsinuse 14.586092 # Cycle average of tags in use system.iocache.tags.total_refs 0 # Total number of references to valid blocks. system.iocache.tags.sampled_refs 36458 # Sample count of references to valid blocks. system.iocache.tags.avg_refs 0 # Average number of references to valid blocks. system.iocache.tags.warmup_cycle 246641286009 # Cycle when the warmup percentage was hit. -system.iocache.tags.occ_blocks::realview.ide 14.586086 # Average occupied blocks per requestor -system.iocache.tags.occ_percent::realview.ide 0.911630 # Average percentage of cache occupancy -system.iocache.tags.occ_percent::total 0.911630 # Average percentage of cache occupancy +system.iocache.tags.occ_blocks::realview.ide 14.586092 # Average occupied blocks per requestor +system.iocache.tags.occ_percent::realview.ide 0.911631 # Average percentage of cache occupancy +system.iocache.tags.occ_percent::total 0.911631 # Average percentage of cache occupancy system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id system.iocache.tags.tag_accesses 328284 # Number of tag accesses system.iocache.tags.data_accesses 328284 # Number of data accesses -system.iocache.WriteInvalidateReq_hits::realview.ide 36224 # number of WriteInvalidateReq hits -system.iocache.WriteInvalidateReq_hits::total 36224 # number of WriteInvalidateReq hits system.iocache.ReadReq_misses::realview.ide 252 # number of ReadReq misses system.iocache.ReadReq_misses::total 252 # number of ReadReq misses +system.iocache.WriteInvalidateReq_misses::realview.ide 36224 # number of WriteInvalidateReq misses +system.iocache.WriteInvalidateReq_misses::total 36224 # number of WriteInvalidateReq misses system.iocache.demand_misses::realview.ide 252 # number of demand (read+write) misses system.iocache.demand_misses::total 252 # number of demand (read+write) misses system.iocache.overall_misses::realview.ide 252 # number of overall misses @@ -1081,6 +1078,8 @@ system.iocache.overall_accesses::realview.ide 252 system.iocache.overall_accesses::total 252 # number of overall (read+write) accesses system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses +system.iocache.WriteInvalidateReq_miss_rate::realview.ide 1 # miss rate for WriteInvalidateReq accesses +system.iocache.WriteInvalidateReq_miss_rate::total 1 # miss rate for WriteInvalidateReq accesses system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses @@ -1091,187 +1090,188 @@ system.iocache.blocked::no_mshrs 0 # nu system.iocache.blocked::no_targets 0 # number of cycles access was blocked system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.iocache.fast_writes 36224 # number of fast writes performed +system.iocache.fast_writes 0 # number of fast writes performed system.iocache.cache_copies 0 # number of cache copies performed +system.iocache.writebacks::writebacks 36190 # number of writebacks +system.iocache.writebacks::total 36190 # number of writebacks system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate -system.l2c.tags.replacements 107659 # number of replacements -system.l2c.tags.tagsinuse 62143.932416 # Cycle average of tags in use -system.l2c.tags.total_refs 208094 # Total number of references to valid blocks. -system.l2c.tags.sampled_refs 168104 # Sample count of references to valid blocks. -system.l2c.tags.avg_refs 1.237888 # Average number of references to valid blocks. +system.l2c.tags.replacements 107620 # number of replacements +system.l2c.tags.tagsinuse 62052.354763 # Cycle average of tags in use +system.l2c.tags.total_refs 207975 # Total number of references to valid blocks. +system.l2c.tags.sampled_refs 168018 # Sample count of references to valid blocks. +system.l2c.tags.avg_refs 1.237814 # Average number of references to valid blocks. system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.l2c.tags.occ_blocks::writebacks 48688.063077 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.dtb.walker 2.972782 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.itb.walker 0.030392 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.inst 7324.743178 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu0.data 3758.906335 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.dtb.walker 1.829103 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.inst 1656.372339 # Average occupied blocks per requestor -system.l2c.tags.occ_blocks::cpu1.data 711.015210 # Average occupied blocks per requestor -system.l2c.tags.occ_percent::writebacks 0.742921 # Average percentage of cache occupancy +system.l2c.tags.occ_blocks::writebacks 48595.577563 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.dtb.walker 2.970677 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.itb.walker 0.030393 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.inst 7329.733330 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu0.data 3756.722499 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.dtb.walker 1.823230 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.inst 1654.519056 # Average occupied blocks per requestor +system.l2c.tags.occ_blocks::cpu1.data 710.978017 # Average occupied blocks per requestor +system.l2c.tags.occ_percent::writebacks 0.741510 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000045 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu0.itb.walker 0.000000 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.inst 0.111767 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu0.data 0.057356 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.inst 0.111843 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu0.data 0.057323 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000028 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::cpu1.inst 0.025274 # Average percentage of cache occupancy +system.l2c.tags.occ_percent::cpu1.inst 0.025246 # Average percentage of cache occupancy system.l2c.tags.occ_percent::cpu1.data 0.010849 # Average percentage of cache occupancy -system.l2c.tags.occ_percent::total 0.948241 # Average percentage of cache occupancy -system.l2c.tags.occ_task_id_blocks::1023 9 # Occupied blocks per task id -system.l2c.tags.occ_task_id_blocks::1024 60436 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1023::4 8 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::0 26 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::1 65 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::2 1910 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::3 13081 # Occupied blocks per task id -system.l2c.tags.age_task_id_blocks_1024::4 45354 # Occupied blocks per task id -system.l2c.tags.occ_task_id_percent::1023 0.000137 # Percentage of cache occupancy per task id -system.l2c.tags.occ_task_id_percent::1024 0.922180 # Percentage of cache occupancy per task id -system.l2c.tags.tag_accesses 4903872 # Number of tag accesses -system.l2c.tags.data_accesses 4903872 # Number of data accesses -system.l2c.ReadReq_hits::cpu0.dtb.walker 74 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.itb.walker 63 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.inst 28084 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu0.data 76119 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.dtb.walker 40 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.itb.walker 38 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.inst 11510 # number of ReadReq hits -system.l2c.ReadReq_hits::cpu1.data 11381 # number of ReadReq hits -system.l2c.ReadReq_hits::total 127309 # number of ReadReq hits -system.l2c.Writeback_hits::writebacks 225809 # number of Writeback hits -system.l2c.Writeback_hits::total 225809 # number of Writeback hits -system.l2c.UpgradeReq_hits::cpu0.data 496 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::cpu1.data 63 # number of UpgradeReq hits -system.l2c.UpgradeReq_hits::total 559 # number of UpgradeReq hits -system.l2c.SCUpgradeReq_hits::cpu0.data 61 # number of SCUpgradeReq hits +system.l2c.tags.occ_percent::total 0.946844 # Average percentage of cache occupancy +system.l2c.tags.occ_task_id_blocks::1023 6 # Occupied blocks per task id +system.l2c.tags.occ_task_id_blocks::1024 60392 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1023::4 6 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::0 23 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::1 55 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::2 1918 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::3 13006 # Occupied blocks per task id +system.l2c.tags.age_task_id_blocks_1024::4 45390 # Occupied blocks per task id +system.l2c.tags.occ_task_id_percent::1023 0.000092 # Percentage of cache occupancy per task id +system.l2c.tags.occ_task_id_percent::1024 0.921509 # Percentage of cache occupancy per task id +system.l2c.tags.tag_accesses 4903951 # Number of tag accesses +system.l2c.tags.data_accesses 4903951 # Number of data accesses +system.l2c.ReadReq_hits::cpu0.dtb.walker 85 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 75 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 28112 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 75977 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 41 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 36 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 11436 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 11429 # number of ReadReq hits +system.l2c.ReadReq_hits::total 127191 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 225760 # number of Writeback hits +system.l2c.Writeback_hits::total 225760 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 516 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 57 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 573 # number of UpgradeReq hits +system.l2c.SCUpgradeReq_hits::cpu0.data 52 # number of SCUpgradeReq hits system.l2c.SCUpgradeReq_hits::cpu1.data 9 # number of SCUpgradeReq hits -system.l2c.SCUpgradeReq_hits::total 70 # number of SCUpgradeReq hits -system.l2c.ReadExReq_hits::cpu0.data 13793 # number of ReadExReq hits -system.l2c.ReadExReq_hits::cpu1.data 3108 # number of ReadExReq hits -system.l2c.ReadExReq_hits::total 16901 # number of ReadExReq hits -system.l2c.demand_hits::cpu0.dtb.walker 74 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.itb.walker 63 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.inst 28084 # number of demand (read+write) hits -system.l2c.demand_hits::cpu0.data 89912 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.dtb.walker 40 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.itb.walker 38 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.inst 11510 # number of demand (read+write) hits -system.l2c.demand_hits::cpu1.data 14489 # number of demand (read+write) hits -system.l2c.demand_hits::total 144210 # number of demand (read+write) hits -system.l2c.overall_hits::cpu0.dtb.walker 74 # number of overall hits -system.l2c.overall_hits::cpu0.itb.walker 63 # number of overall hits -system.l2c.overall_hits::cpu0.inst 28084 # number of overall hits -system.l2c.overall_hits::cpu0.data 89912 # number of overall hits -system.l2c.overall_hits::cpu1.dtb.walker 40 # number of overall hits -system.l2c.overall_hits::cpu1.itb.walker 38 # number of overall hits -system.l2c.overall_hits::cpu1.inst 11510 # number of overall hits -system.l2c.overall_hits::cpu1.data 14489 # number of overall hits -system.l2c.overall_hits::total 144210 # number of overall hits +system.l2c.SCUpgradeReq_hits::total 61 # number of SCUpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 13918 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 3099 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 17017 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 85 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 75 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 28112 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 89895 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 41 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 36 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 11436 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 14528 # number of demand (read+write) hits +system.l2c.demand_hits::total 144208 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 85 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 75 # number of overall hits +system.l2c.overall_hits::cpu0.inst 28112 # number of overall hits +system.l2c.overall_hits::cpu0.data 89895 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 41 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 36 # number of overall hits +system.l2c.overall_hits::cpu1.inst 11436 # number of overall hits +system.l2c.overall_hits::cpu1.data 14528 # number of overall hits +system.l2c.overall_hits::total 144208 # number of overall hits system.l2c.ReadReq_misses::cpu0.dtb.walker 7 # number of ReadReq misses system.l2c.ReadReq_misses::cpu0.itb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.inst 16891 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu0.data 11305 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 16900 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 11311 # number of ReadReq misses system.l2c.ReadReq_misses::cpu1.dtb.walker 2 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.inst 2364 # number of ReadReq misses -system.l2c.ReadReq_misses::cpu1.data 1123 # number of ReadReq misses -system.l2c.ReadReq_misses::total 31694 # number of ReadReq misses -system.l2c.UpgradeReq_misses::cpu0.data 10009 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::cpu1.data 3295 # number of UpgradeReq misses -system.l2c.UpgradeReq_misses::total 13304 # number of UpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu0.data 759 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::cpu1.data 1183 # number of SCUpgradeReq misses -system.l2c.SCUpgradeReq_misses::total 1942 # number of SCUpgradeReq misses -system.l2c.ReadExReq_misses::cpu0.data 136769 # number of ReadExReq misses -system.l2c.ReadExReq_misses::cpu1.data 15820 # number of ReadExReq misses -system.l2c.ReadExReq_misses::total 152589 # number of ReadExReq misses +system.l2c.ReadReq_misses::cpu1.inst 2371 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 1120 # number of ReadReq misses +system.l2c.ReadReq_misses::total 31713 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 9991 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 3299 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 13290 # number of UpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu0.data 771 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::cpu1.data 1177 # number of SCUpgradeReq misses +system.l2c.SCUpgradeReq_misses::total 1948 # number of SCUpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 136796 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 15826 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 152622 # number of ReadExReq misses system.l2c.demand_misses::cpu0.dtb.walker 7 # number of demand (read+write) misses system.l2c.demand_misses::cpu0.itb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.inst 16891 # number of demand (read+write) misses -system.l2c.demand_misses::cpu0.data 148074 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 16900 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 148107 # number of demand (read+write) misses system.l2c.demand_misses::cpu1.dtb.walker 2 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.inst 2364 # number of demand (read+write) misses -system.l2c.demand_misses::cpu1.data 16943 # number of demand (read+write) misses -system.l2c.demand_misses::total 184283 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 2371 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 16946 # number of demand (read+write) misses +system.l2c.demand_misses::total 184335 # number of demand (read+write) misses system.l2c.overall_misses::cpu0.dtb.walker 7 # number of overall misses system.l2c.overall_misses::cpu0.itb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu0.inst 16891 # number of overall misses -system.l2c.overall_misses::cpu0.data 148074 # number of overall misses +system.l2c.overall_misses::cpu0.inst 16900 # number of overall misses +system.l2c.overall_misses::cpu0.data 148107 # number of overall misses system.l2c.overall_misses::cpu1.dtb.walker 2 # number of overall misses -system.l2c.overall_misses::cpu1.inst 2364 # number of overall misses -system.l2c.overall_misses::cpu1.data 16943 # number of overall misses -system.l2c.overall_misses::total 184283 # number of overall misses -system.l2c.ReadReq_accesses::cpu0.dtb.walker 81 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.itb.walker 65 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.inst 44975 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu0.data 87424 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.dtb.walker 42 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.itb.walker 38 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.inst 13874 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::cpu1.data 12504 # number of ReadReq accesses(hits+misses) -system.l2c.ReadReq_accesses::total 159003 # number of ReadReq accesses(hits+misses) -system.l2c.Writeback_accesses::writebacks 225809 # number of Writeback accesses(hits+misses) -system.l2c.Writeback_accesses::total 225809 # number of Writeback accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu0.data 10505 # number of UpgradeReq accesses(hits+misses) -system.l2c.UpgradeReq_accesses::cpu1.data 3358 # number of UpgradeReq accesses(hits+misses) +system.l2c.overall_misses::cpu1.inst 2371 # number of overall misses +system.l2c.overall_misses::cpu1.data 16946 # number of overall misses +system.l2c.overall_misses::total 184335 # number of overall misses +system.l2c.ReadReq_accesses::cpu0.dtb.walker 92 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 77 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 45012 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 87288 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 43 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 36 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 13807 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 12549 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 158904 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 225760 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 225760 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 10507 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 3356 # number of UpgradeReq accesses(hits+misses) system.l2c.UpgradeReq_accesses::total 13863 # number of UpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu0.data 820 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::cpu1.data 1192 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.SCUpgradeReq_accesses::total 2012 # number of SCUpgradeReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu0.data 150562 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::cpu1.data 18928 # number of ReadExReq accesses(hits+misses) -system.l2c.ReadExReq_accesses::total 169490 # number of ReadExReq accesses(hits+misses) -system.l2c.demand_accesses::cpu0.dtb.walker 81 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.itb.walker 65 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.inst 44975 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu0.data 237986 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.dtb.walker 42 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.itb.walker 38 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.inst 13874 # number of demand (read+write) accesses -system.l2c.demand_accesses::cpu1.data 31432 # number of demand (read+write) accesses -system.l2c.demand_accesses::total 328493 # number of demand (read+write) accesses -system.l2c.overall_accesses::cpu0.dtb.walker 81 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.itb.walker 65 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.inst 44975 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu0.data 237986 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.dtb.walker 42 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.itb.walker 38 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.inst 13874 # number of overall (read+write) accesses -system.l2c.overall_accesses::cpu1.data 31432 # number of overall (read+write) accesses -system.l2c.overall_accesses::total 328493 # number of overall (read+write) accesses -system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.086420 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.030769 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.inst 0.375564 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu0.data 0.129312 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.047619 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.inst 0.170391 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::cpu1.data 0.089811 # miss rate for ReadReq accesses -system.l2c.ReadReq_miss_rate::total 0.199330 # miss rate for ReadReq accesses -system.l2c.UpgradeReq_miss_rate::cpu0.data 0.952784 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::cpu1.data 0.981239 # miss rate for UpgradeReq accesses -system.l2c.UpgradeReq_miss_rate::total 0.959677 # miss rate for UpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.925610 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.992450 # miss rate for SCUpgradeReq accesses -system.l2c.SCUpgradeReq_miss_rate::total 0.965209 # miss rate for SCUpgradeReq accesses -system.l2c.ReadExReq_miss_rate::cpu0.data 0.908390 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::cpu1.data 0.835799 # miss rate for ReadExReq accesses -system.l2c.ReadExReq_miss_rate::total 0.900283 # miss rate for ReadExReq accesses -system.l2c.demand_miss_rate::cpu0.dtb.walker 0.086420 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.itb.walker 0.030769 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.inst 0.375564 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu0.data 0.622196 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.dtb.walker 0.047619 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.inst 0.170391 # miss rate for demand accesses -system.l2c.demand_miss_rate::cpu1.data 0.539037 # miss rate for demand accesses -system.l2c.demand_miss_rate::total 0.560995 # miss rate for demand accesses -system.l2c.overall_miss_rate::cpu0.dtb.walker 0.086420 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.itb.walker 0.030769 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.inst 0.375564 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu0.data 0.622196 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.dtb.walker 0.047619 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.inst 0.170391 # miss rate for overall accesses -system.l2c.overall_miss_rate::cpu1.data 0.539037 # miss rate for overall accesses -system.l2c.overall_miss_rate::total 0.560995 # miss rate for overall accesses +system.l2c.SCUpgradeReq_accesses::cpu0.data 823 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::cpu1.data 1186 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.SCUpgradeReq_accesses::total 2009 # number of SCUpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 150714 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 18925 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 169639 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 92 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 77 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 45012 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 238002 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 43 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 36 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 13807 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 31474 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 328543 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 92 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 77 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 45012 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 238002 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 43 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 36 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 13807 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 31474 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 328543 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.076087 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.025974 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.375455 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.129583 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.046512 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.171724 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.089250 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.199573 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.950890 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.983015 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.958667 # miss rate for UpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.936817 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.992411 # miss rate for SCUpgradeReq accesses +system.l2c.SCUpgradeReq_miss_rate::total 0.969637 # miss rate for SCUpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.907653 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.836248 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.899687 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.076087 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.025974 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.375455 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.622293 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.dtb.walker 0.046512 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.171724 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.538413 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.561068 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.076087 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.025974 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.375455 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.622293 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.dtb.walker 0.046512 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.171724 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.538413 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.561068 # miss rate for overall accesses system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked @@ -1280,49 +1280,49 @@ system.l2c.avg_blocked_cycles::no_mshrs nan # av system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.l2c.fast_writes 0 # number of fast writes performed system.l2c.cache_copies 0 # number of cache copies performed -system.l2c.writebacks::writebacks 94871 # number of writebacks -system.l2c.writebacks::total 94871 # number of writebacks +system.l2c.writebacks::writebacks 94860 # number of writebacks +system.l2c.writebacks::total 94860 # number of writebacks system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate -system.membus.trans_dist::ReadReq 75959 # Transaction distribution -system.membus.trans_dist::ReadResp 75959 # Transaction distribution +system.membus.trans_dist::ReadReq 75978 # Transaction distribution +system.membus.trans_dist::ReadResp 75978 # Transaction distribution system.membus.trans_dist::WriteReq 30905 # Transaction distribution system.membus.trans_dist::WriteResp 30905 # Transaction distribution -system.membus.trans_dist::Writeback 94871 # Transaction distribution +system.membus.trans_dist::Writeback 131050 # Transaction distribution system.membus.trans_dist::WriteInvalidateReq 36224 # Transaction distribution system.membus.trans_dist::WriteInvalidateResp 36224 # Transaction distribution -system.membus.trans_dist::UpgradeReq 60398 # Transaction distribution -system.membus.trans_dist::SCUpgradeReq 40937 # Transaction distribution -system.membus.trans_dist::UpgradeResp 15640 # Transaction distribution -system.membus.trans_dist::ReadExReq 196324 # Transaction distribution -system.membus.trans_dist::ReadExResp 152195 # Transaction distribution +system.membus.trans_dist::UpgradeReq 60385 # Transaction distribution +system.membus.trans_dist::SCUpgradeReq 40916 # Transaction distribution +system.membus.trans_dist::UpgradeResp 15642 # Transaction distribution +system.membus.trans_dist::ReadExReq 196304 # Transaction distribution +system.membus.trans_dist::ReadExResp 152218 # Transaction distribution system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 107918 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 34 # Packet count per connected master and slave (bytes) system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 13474 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 652163 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.l2c.mem_side::total 773589 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 72952 # Packet count per connected master and slave (bytes) -system.membus.pkt_count_system.iocache.mem_side::total 72952 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 846541 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 652161 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.l2c.mem_side::total 773587 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 109142 # Packet count per connected master and slave (bytes) +system.membus.pkt_count_system.iocache.mem_side::total 109142 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 882729 # Packet count per connected master and slave (bytes) system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 162808 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 68 # Cumulative packet size per connected master and slave (bytes) system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 26948 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 17897572 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.l2c.mem_side::total 18087396 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 2334464 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size_system.iocache.mem_side::total 2334464 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 20421860 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 17899556 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.l2c.mem_side::total 18089380 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 4650624 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size_system.iocache.mem_side::total 4650624 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 22740004 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 460700 # Request fanout histogram +system.membus.snoop_fanout::samples 496844 # Request fanout histogram system.membus.snoop_fanout::mean 1 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::1 460700 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::1 496844 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 1 # Request fanout histogram system.membus.snoop_fanout::max_value 1 # Request fanout histogram -system.membus.snoop_fanout::total 460700 # Request fanout histogram +system.membus.snoop_fanout::total 496844 # Request fanout histogram system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA @@ -1354,33 +1354,33 @@ system.realview.ethernet.totalRxOrn 0 # to system.realview.ethernet.coalescedTotal nan # average number of interrupts coalesced into each post system.realview.ethernet.postedInterrupts 0 # number of posts to CPU system.realview.ethernet.droppedPackets 0 # number of packets dropped -system.toL2Bus.trans_dist::ReadReq 305363 # Transaction distribution -system.toL2Bus.trans_dist::ReadResp 305363 # Transaction distribution +system.toL2Bus.trans_dist::ReadReq 305179 # Transaction distribution +system.toL2Bus.trans_dist::ReadResp 305179 # Transaction distribution system.toL2Bus.trans_dist::WriteReq 30905 # Transaction distribution system.toL2Bus.trans_dist::WriteResp 30905 # Transaction distribution -system.toL2Bus.trans_dist::Writeback 225809 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeReq 60563 # Transaction distribution -system.toL2Bus.trans_dist::SCUpgradeReq 41007 # Transaction distribution -system.toL2Bus.trans_dist::UpgradeResp 101570 # Transaction distribution -system.toL2Bus.trans_dist::ReadExReq 213619 # Transaction distribution -system.toL2Bus.trans_dist::ReadExResp 213619 # Transaction distribution -system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 1117852 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 410871 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_count::total 1528723 # Packet count per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 34663730 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 10432818 # Cumulative packet size per connected master and slave (bytes) -system.toL2Bus.pkt_size::total 45096548 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.trans_dist::Writeback 225760 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeReq 60554 # Transaction distribution +system.toL2Bus.trans_dist::SCUpgradeReq 40977 # Transaction distribution +system.toL2Bus.trans_dist::UpgradeResp 101531 # Transaction distribution +system.toL2Bus.trans_dist::ReadExReq 213725 # Transaction distribution +system.toL2Bus.trans_dist::ReadExResp 213725 # Transaction distribution +system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 1117779 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 410661 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_count::total 1528440 # Packet count per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 34662706 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 10425714 # Cumulative packet size per connected master and slave (bytes) +system.toL2Bus.pkt_size::total 45088420 # Cumulative packet size per connected master and slave (bytes) system.toL2Bus.snoops 36713 # Total snoops (count) -system.toL2Bus.snoop_fanout::samples 838824 # Request fanout histogram -system.toL2Bus.snoop_fanout::mean 1.043485 # Request fanout histogram -system.toL2Bus.snoop_fanout::stdev 0.203946 # Request fanout histogram +system.toL2Bus.snoop_fanout::samples 838658 # Request fanout histogram +system.toL2Bus.snoop_fanout::mean 1.043493 # Request fanout histogram +system.toL2Bus.snoop_fanout::stdev 0.203965 # Request fanout histogram system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram -system.toL2Bus.snoop_fanout::1 802348 95.65% 95.65% # Request fanout histogram +system.toL2Bus.snoop_fanout::1 802182 95.65% 95.65% # Request fanout histogram system.toL2Bus.snoop_fanout::2 36476 4.35% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram system.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.toL2Bus.snoop_fanout::total 838824 # Request fanout histogram +system.toL2Bus.snoop_fanout::total 838658 # Request fanout histogram ---------- End Simulation Statistics ---------- |