summaryrefslogtreecommitdiff
path: root/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt')
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt18
1 files changed, 11 insertions, 7 deletions
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt
index aaea4a10c..954602a38 100644
--- a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-simple-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 2.905298 # Nu
sim_ticks 2905297782500 # Number of ticks simulated
final_tick 2905297782500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 483331 # Simulator instruction rate (inst/s)
-host_op_rate 582745 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 12486239543 # Simulator tick rate (ticks/s)
-host_mem_usage 580500 # Number of bytes of host memory used
-host_seconds 232.68 # Real time elapsed on the host
+host_inst_rate 1078702 # Simulator instruction rate (inst/s)
+host_op_rate 1300576 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 27866902585 # Simulator tick rate (ticks/s)
+host_mem_usage 582552 # Number of bytes of host memory used
+host_seconds 104.26 # Real time elapsed on the host
sim_insts 112461365 # Number of instructions simulated
sim_ops 135593151 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -567,7 +567,9 @@ system.cpu.op_class::FloatAdd 0 0.00% 67.26% # Cl
system.cpu.op_class::FloatCmp 0 0.00% 67.26% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 67.26% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 67.26% # Class of executed instruction
+system.cpu.op_class::FloatMultAcc 0 0.00% 67.26% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 67.26% # Class of executed instruction
+system.cpu.op_class::FloatMisc 0 0.00% 67.26% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 67.26% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 67.26% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 67.26% # Class of executed instruction
@@ -589,8 +591,10 @@ system.cpu.op_class::SimdFloatMisc 8431 0.01% 67.27% # Cl
system.cpu.op_class::SimdFloatMult 0 0.00% 67.27% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc 0 0.00% 67.27% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 0 0.00% 67.27% # Class of executed instruction
-system.cpu.op_class::MemRead 24842315 17.91% 85.18% # Class of executed instruction
-system.cpu.op_class::MemWrite 20563755 14.82% 100.00% # Class of executed instruction
+system.cpu.op_class::MemRead 24839607 17.91% 85.17% # Class of executed instruction
+system.cpu.op_class::MemWrite 20555241 14.82% 99.99% # Class of executed instruction
+system.cpu.op_class::FloatMemRead 2708 0.00% 99.99% # Class of executed instruction
+system.cpu.op_class::FloatMemWrite 8514 0.01% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 138713890 # Class of executed instruction