diff options
Diffstat (limited to 'tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic')
5 files changed, 10858 insertions, 0 deletions
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/config.ini b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/config.ini new file mode 100644 index 000000000..a1eb19238 --- /dev/null +++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/config.ini @@ -0,0 +1,803 @@ +[root] +type=Root +children=system +full_system=true +time_sync_enable=false +time_sync_period=100000000000 +time_sync_spin_threshold=100000000 + +[system] +type=LinuxArmSystem +children=bridge cf0 cpu0 cpu1 intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver +atags_addr=256 +boot_loader=/arm/scratch/sysexplr/dist/binaries/boot.arm +boot_osflags=earlyprintk console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=128MB root=/dev/sda1 +clock=1000 +dtb_filename= +early_kernel_symbols=false +enable_context_switch_stats_dump=false +flags_addr=268435504 +gic_cpu_addr=520093952 +init_param=0 +kernel=/arm/scratch/sysexplr/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8 +load_addr_mask=268435455 +machine_type=RealView_PBX +mem_mode=atomic +mem_ranges=0:134217727 +memories=system.physmem system.realview.nvmem +multi_proc=true +num_work_ids=16 +panic_on_oops=true +panic_on_panic=true +readfile=tests/halt.sh +symbolfile= +work_begin_ckpt_count=0 +work_begin_cpu_id_exit=-1 +work_begin_exit_count=0 +work_cpus_ckpt_count=0 +work_end_ckpt_count=0 +work_end_exit_count=0 +work_item_id=-1 +system_port=system.membus.slave[0] + +[system.bridge] +type=Bridge +clock=1000 +delay=50000 +ranges=268435456:520093695 1073741824:1610612735 +req_size=16 +resp_size=16 +master=system.iobus.slave[0] +slave=system.membus.master[0] + +[system.cf0] +type=IdeDisk +children=image +delay=1000000 +driveID=master +image=system.cf0.image + +[system.cf0.image] +type=CowDiskImage +children=child +child=system.cf0.image.child +image_file= +read_only=false +table_size=65536 + +[system.cf0.image.child] +type=RawDiskImage +image_file=/arm/scratch/sysexplr/dist/disks/linux-arm-ael.img +read_only=true + +[system.cpu0] +type=AtomicSimpleCPU +children=dcache dtb icache interrupts isa itb tracer +checker=Null +clock=500 +cpu_id=0 +do_checkpoint_insts=true +do_quiesce=true +do_statistics_insts=true +dtb=system.cpu0.dtb +fastmem=false +function_trace=false +function_trace_start=0 +interrupts=system.cpu0.interrupts +isa=system.cpu0.isa +itb=system.cpu0.itb +max_insts_all_threads=0 +max_insts_any_thread=0 +max_loads_all_threads=0 +max_loads_any_thread=0 +numThreads=1 +profile=0 +progress_interval=0 +simulate_data_stalls=false +simulate_inst_stalls=false +switched_out=false +system=system +tracer=system.cpu0.tracer +width=1 +workload= +dcache_port=system.cpu0.dcache.cpu_side +icache_port=system.cpu0.icache.cpu_side + +[system.cpu0.dcache] +type=BaseCache +addr_ranges=0:18446744073709551615 +assoc=4 +block_size=64 +clock=500 +forward_snoops=true +hit_latency=2 +is_top_level=true +max_miss_count=0 +mshrs=4 +prefetch_on_access=false +prefetcher=Null +response_latency=2 +size=32768 +system=system +tgts_per_mshr=20 +two_queue=false +write_buffers=8 +cpu_side=system.cpu0.dcache_port +mem_side=system.toL2Bus.slave[1] + +[system.cpu0.dtb] +type=ArmTLB +children=walker +size=64 +walker=system.cpu0.dtb.walker + +[system.cpu0.dtb.walker] +type=ArmTableWalker +clock=500 +num_squash_per_cycle=2 +sys=system +port=system.toL2Bus.slave[3] + +[system.cpu0.icache] +type=BaseCache +addr_ranges=0:18446744073709551615 +assoc=1 +block_size=64 +clock=500 +forward_snoops=true +hit_latency=2 +is_top_level=true +max_miss_count=0 +mshrs=4 +prefetch_on_access=false +prefetcher=Null +response_latency=2 +size=32768 +system=system +tgts_per_mshr=20 +two_queue=false +write_buffers=8 +cpu_side=system.cpu0.icache_port +mem_side=system.toL2Bus.slave[0] + +[system.cpu0.interrupts] +type=ArmInterrupts + +[system.cpu0.isa] +type=ArmISA +fpsid=1090793632 +id_isar0=34607377 +id_isar1=34677009 +id_isar2=555950401 +id_isar3=17899825 +id_isar4=268501314 +id_isar5=0 +id_mmfr0=3 +id_mmfr1=0 +id_mmfr2=19070976 +id_mmfr3=4027589137 +id_pfr0=49 +id_pfr1=1 +midr=890224640 + +[system.cpu0.itb] +type=ArmTLB +children=walker +size=64 +walker=system.cpu0.itb.walker + +[system.cpu0.itb.walker] +type=ArmTableWalker +clock=500 +num_squash_per_cycle=2 +sys=system +port=system.toL2Bus.slave[2] + +[system.cpu0.tracer] +type=ExeTracer + +[system.cpu1] +type=AtomicSimpleCPU +children=dtb interrupts isa itb tracer +checker=Null +clock=500 +cpu_id=0 +do_checkpoint_insts=true +do_quiesce=true +do_statistics_insts=true +dtb=system.cpu1.dtb +fastmem=false +function_trace=false +function_trace_start=0 +interrupts=system.cpu1.interrupts +isa=system.cpu1.isa +itb=system.cpu1.itb +max_insts_all_threads=0 +max_insts_any_thread=0 +max_loads_all_threads=0 +max_loads_any_thread=0 +numThreads=1 +profile=0 +progress_interval=0 +simulate_data_stalls=false +simulate_inst_stalls=false +switched_out=true +system=system +tracer=system.cpu1.tracer +width=1 +workload= + +[system.cpu1.dtb] +type=ArmTLB +children=walker +size=64 +walker=system.cpu1.dtb.walker + +[system.cpu1.dtb.walker] +type=ArmTableWalker +clock=500 +num_squash_per_cycle=2 +sys=system + +[system.cpu1.interrupts] +type=ArmInterrupts + +[system.cpu1.isa] +type=ArmISA +fpsid=1090793632 +id_isar0=34607377 +id_isar1=34677009 +id_isar2=555950401 +id_isar3=17899825 +id_isar4=268501314 +id_isar5=0 +id_mmfr0=3 +id_mmfr1=0 +id_mmfr2=19070976 +id_mmfr3=4027589137 +id_pfr0=49 +id_pfr1=1 +midr=890224640 + +[system.cpu1.itb] +type=ArmTLB +children=walker +size=64 +walker=system.cpu1.itb.walker + +[system.cpu1.itb.walker] +type=ArmTableWalker +clock=500 +num_squash_per_cycle=2 +sys=system + +[system.cpu1.tracer] +type=ExeTracer + +[system.intrctrl] +type=IntrControl +sys=system + +[system.iobus] +type=NoncoherentBus +block_size=64 +clock=1000 +header_cycles=1 +use_default_range=false +width=8 +master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.dmac_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.smc_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.gpio0_fake.pio system.realview.gpio1_fake.pio system.realview.gpio2_fake.pio system.realview.ssp_fake.pio system.realview.sci_fake.pio system.realview.aaci_fake.pio system.realview.mmc_fake.pio system.realview.rtc.pio system.realview.flash_fake.pio system.iocache.cpu_side +slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma + +[system.iocache] +type=BaseCache +addr_ranges=0:134217727 +assoc=8 +block_size=64 +clock=1000 +forward_snoops=false +hit_latency=50 +is_top_level=true +max_miss_count=0 +mshrs=20 +prefetch_on_access=false +prefetcher=Null +response_latency=50 +size=1024 +system=system +tgts_per_mshr=12 +two_queue=false +write_buffers=8 +cpu_side=system.iobus.master[25] +mem_side=system.membus.slave[2] + +[system.l2c] +type=BaseCache +addr_ranges=0:18446744073709551615 +assoc=8 +block_size=64 +clock=500 +forward_snoops=true +hit_latency=20 +is_top_level=false +max_miss_count=0 +mshrs=20 +prefetch_on_access=false +prefetcher=Null +response_latency=20 +size=4194304 +system=system +tgts_per_mshr=12 +two_queue=false +write_buffers=8 +cpu_side=system.toL2Bus.master[0] +mem_side=system.membus.slave[1] + +[system.membus] +type=CoherentBus +children=badaddr_responder +block_size=64 +clock=1000 +header_cycles=1 +use_default_range=false +width=8 +default=system.membus.badaddr_responder.pio +master=system.bridge.slave system.realview.nvmem.port system.physmem.port system.realview.gic.pio system.realview.l2x0_fake.pio system.realview.a9scu.pio system.realview.local_cpu_timer.pio +slave=system.system_port system.l2c.mem_side system.iocache.mem_side + +[system.membus.badaddr_responder] +type=IsaFake +clock=1000 +fake_mem=false +pio_addr=0 +pio_latency=100000 +pio_size=8 +ret_bad_addr=true +ret_data16=65535 +ret_data32=4294967295 +ret_data64=18446744073709551615 +ret_data8=255 +system=system +update_data=false +warn_access=warn +pio=system.membus.default + +[system.physmem] +type=SimpleDRAM +addr_mapping=openmap +banks_per_rank=8 +clock=1000 +conf_table_reported=true +in_addr_map=true +lines_per_rowbuffer=64 +mem_sched_policy=fcfs +null=false +page_policy=open +range=0:134217727 +ranks_per_channel=2 +read_buffer_size=32 +tBURST=4000 +tCL=14000 +tRCD=14000 +tREFI=7800000 +tRFC=300000 +tRP=14000 +tWTR=1000 +write_buffer_size=32 +write_thresh_perc=70 +zero=false +port=system.membus.master[2] + +[system.realview] +type=RealView +children=a9scu aaci_fake cf_ctrl clcd dmac_fake flash_fake gic gpio0_fake gpio1_fake gpio2_fake kmi0 kmi1 l2x0_fake local_cpu_timer mmc_fake nvmem realview_io rtc sci_fake smc_fake sp810_fake ssp_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake watchdog_fake +intrctrl=system.intrctrl +max_mem_size=268435456 +mem_start_addr=0 +pci_cfg_base=0 +system=system + +[system.realview.a9scu] +type=A9SCU +clock=1000 +pio_addr=520093696 +pio_latency=100000 +system=system +pio=system.membus.master[5] + +[system.realview.aaci_fake] +type=AmbaFake +amba_id=0 +clock=1000 +ignore_access=false +pio_addr=268451840 +pio_latency=100000 +system=system +pio=system.iobus.master[21] + +[system.realview.cf_ctrl] +type=IdeController +BAR0=402653184 +BAR0LegacyIO=true +BAR0Size=16 +BAR1=402653440 +BAR1LegacyIO=true +BAR1Size=1 +BAR2=1 +BAR2LegacyIO=false +BAR2Size=8 +BAR3=1 +BAR3LegacyIO=false +BAR3Size=4 +BAR4=1 +BAR4LegacyIO=false +BAR4Size=16 +BAR5=1 +BAR5LegacyIO=false +BAR5Size=0 +BIST=0 +CacheLineSize=0 +CardbusCIS=0 +ClassCode=1 +Command=1 +DeviceID=28945 +ExpansionROM=0 +HeaderType=0 +InterruptLine=31 +InterruptPin=1 +LatencyTimer=0 +MaximumLatency=0 +MinimumGrant=0 +ProgIF=133 +Revision=0 +Status=640 +SubClassCode=1 +SubsystemID=0 +SubsystemVendorID=0 +VendorID=32902 +clock=1000 +config_latency=20000 +ctrl_offset=2 +disks=system.cf0 +io_shift=1 +pci_bus=2 +pci_dev=7 +pci_func=0 +pio_latency=30000 +platform=system.realview +system=system +config=system.iobus.master[8] +dma=system.iobus.slave[2] +pio=system.iobus.master[7] + +[system.realview.clcd] +type=Pl111 +amba_id=1315089 +clock=1000 +gic=system.realview.gic +int_num=55 +pio_addr=268566528 +pio_latency=10000 +pixel_clock=41667 +system=system +vnc=system.vncserver +dma=system.iobus.slave[1] +pio=system.iobus.master[4] + +[system.realview.dmac_fake] +type=AmbaFake +amba_id=0 +clock=1000 +ignore_access=false +pio_addr=268632064 +pio_latency=100000 +system=system +pio=system.iobus.master[9] + +[system.realview.flash_fake] +type=IsaFake +clock=1000 +fake_mem=true +pio_addr=1073741824 +pio_latency=100000 +pio_size=536870912 +ret_bad_addr=false +ret_data16=65535 +ret_data32=4294967295 +ret_data64=18446744073709551615 +ret_data8=255 +system=system +update_data=false +warn_access= +pio=system.iobus.master[24] + +[system.realview.gic] +type=Gic +clock=1000 +cpu_addr=520093952 +cpu_pio_delay=10000 +dist_addr=520097792 +dist_pio_delay=10000 +int_latency=10000 +it_lines=128 +platform=system.realview +system=system +pio=system.membus.master[3] + +[system.realview.gpio0_fake] +type=AmbaFake +amba_id=0 +clock=1000 +ignore_access=false +pio_addr=268513280 +pio_latency=100000 +system=system +pio=system.iobus.master[16] + +[system.realview.gpio1_fake] +type=AmbaFake +amba_id=0 +clock=1000 +ignore_access=false +pio_addr=268517376 +pio_latency=100000 +system=system +pio=system.iobus.master[17] + +[system.realview.gpio2_fake] +type=AmbaFake +amba_id=0 +clock=1000 +ignore_access=false +pio_addr=268521472 +pio_latency=100000 +system=system +pio=system.iobus.master[18] + +[system.realview.kmi0] +type=Pl050 +amba_id=1314896 +clock=1000 +gic=system.realview.gic +int_delay=1000000 +int_num=52 +is_mouse=false +pio_addr=268460032 +pio_latency=100000 +system=system +vnc=system.vncserver +pio=system.iobus.master[5] + +[system.realview.kmi1] +type=Pl050 +amba_id=1314896 +clock=1000 +gic=system.realview.gic +int_delay=1000000 +int_num=53 +is_mouse=true +pio_addr=268464128 +pio_latency=100000 +system=system +vnc=system.vncserver +pio=system.iobus.master[6] + +[system.realview.l2x0_fake] +type=IsaFake +clock=1000 +fake_mem=false +pio_addr=520101888 +pio_latency=100000 +pio_size=4095 +ret_bad_addr=false +ret_data16=65535 +ret_data32=4294967295 +ret_data64=18446744073709551615 +ret_data8=255 +system=system +update_data=false +warn_access= +pio=system.membus.master[4] + +[system.realview.local_cpu_timer] +type=CpuLocalTimer +clock=1000 +gic=system.realview.gic +int_num_timer=29 +int_num_watchdog=30 +pio_addr=520095232 +pio_latency=100000 +system=system +pio=system.membus.master[6] + +[system.realview.mmc_fake] +type=AmbaFake +amba_id=0 +clock=1000 +ignore_access=false +pio_addr=268455936 +pio_latency=100000 +system=system +pio=system.iobus.master[22] + +[system.realview.nvmem] +type=SimpleMemory +bandwidth=73.000000 +clock=1000 +conf_table_reported=false +in_addr_map=true +latency=30000 +latency_var=0 +null=false +range=2147483648:2214592511 +zero=true +port=system.membus.master[1] + +[system.realview.realview_io] +type=RealViewCtrl +clock=1000 +idreg=0 +pio_addr=268435456 +pio_latency=100000 +proc_id0=201326592 +proc_id1=201327138 +system=system +pio=system.iobus.master[1] + +[system.realview.rtc] +type=PL031 +amba_id=3412017 +clock=1000 +gic=system.realview.gic +int_delay=100000 +int_num=42 +pio_addr=268529664 +pio_latency=100000 +system=system +time=Thu Jan 1 00:00:00 2009 +pio=system.iobus.master[23] + +[system.realview.sci_fake] +type=AmbaFake +amba_id=0 +clock=1000 +ignore_access=false +pio_addr=268492800 +pio_latency=100000 +system=system +pio=system.iobus.master[20] + +[system.realview.smc_fake] +type=AmbaFake +amba_id=0 +clock=1000 +ignore_access=false +pio_addr=269357056 +pio_latency=100000 +system=system +pio=system.iobus.master[13] + +[system.realview.sp810_fake] +type=AmbaFake +amba_id=0 +clock=1000 +ignore_access=true +pio_addr=268439552 +pio_latency=100000 +system=system +pio=system.iobus.master[14] + +[system.realview.ssp_fake] +type=AmbaFake +amba_id=0 +clock=1000 +ignore_access=false +pio_addr=268488704 +pio_latency=100000 +system=system +pio=system.iobus.master[19] + +[system.realview.timer0] +type=Sp804 +amba_id=1316868 +clock=1000 +clock0=1000000 +clock1=1000000 +gic=system.realview.gic +int_num0=36 +int_num1=36 +pio_addr=268505088 +pio_latency=100000 +system=system +pio=system.iobus.master[2] + +[system.realview.timer1] +type=Sp804 +amba_id=1316868 +clock=1000 +clock0=1000000 +clock1=1000000 +gic=system.realview.gic +int_num0=37 +int_num1=37 +pio_addr=268509184 +pio_latency=100000 +system=system +pio=system.iobus.master[3] + +[system.realview.uart] +type=Pl011 +clock=1000 +end_on_eot=false +gic=system.realview.gic +int_delay=100000 +int_num=44 +pio_addr=268472320 +pio_latency=100000 +platform=system.realview +system=system +terminal=system.terminal +pio=system.iobus.master[0] + +[system.realview.uart1_fake] +type=AmbaFake +amba_id=0 +clock=1000 +ignore_access=false +pio_addr=268476416 +pio_latency=100000 +system=system +pio=system.iobus.master[10] + +[system.realview.uart2_fake] +type=AmbaFake +amba_id=0 +clock=1000 +ignore_access=false +pio_addr=268480512 +pio_latency=100000 +system=system +pio=system.iobus.master[11] + +[system.realview.uart3_fake] +type=AmbaFake +amba_id=0 +clock=1000 +ignore_access=false +pio_addr=268484608 +pio_latency=100000 +system=system +pio=system.iobus.master[12] + +[system.realview.watchdog_fake] +type=AmbaFake +amba_id=0 +clock=1000 +ignore_access=false +pio_addr=268500992 +pio_latency=100000 +system=system +pio=system.iobus.master[15] + +[system.terminal] +type=Terminal +intr_control=system.intrctrl +number=0 +output=true +port=3456 + +[system.toL2Bus] +type=CoherentBus +block_size=64 +clock=500 +header_cycles=1 +use_default_range=false +width=8 +master=system.l2c.cpu_side +slave=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu0.itb.walker.port system.cpu0.dtb.walker.port + +[system.vncserver] +type=VncServer +frame_capture=false +number=0 +port=5900 + diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/simerr b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/simerr new file mode 100755 index 000000000..083c63715 --- /dev/null +++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/simerr @@ -0,0 +1,22 @@ +warn: Sockets disabled, not accepting vnc client connections +warn: Sockets disabled, not accepting terminal connections +warn: Sockets disabled, not accepting gdb connections +warn: The clidr register always reports 0 caches. +warn: clidr LoUIS field of 0b001 to match current ARM implementations. +warn: The csselr register isn't implemented. +warn: The ccsidr register isn't implemented and always reads as 0. +warn: instruction 'mcr bpiallis' unimplemented +warn: instruction 'mcr icialluis' unimplemented +warn: instruction 'mcr dccimvac' unimplemented +warn: instruction 'mcr dccmvau' unimplemented +warn: instruction 'mcr icimvau' unimplemented +hack: be nice to actually delete the event here +warn: LCD dual screen mode not supported +warn: instruction 'mcr icialluis' unimplemented +warn: instruction 'mcr bpiallis' unimplemented +warn: User mode does not have SPSR +warn: User mode does not have SPSR +warn: User mode does not have SPSR +warn: User mode does not have SPSR +warn: User mode does not have SPSR +warn: User mode does not have SPSR diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/simout b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/simout new file mode 100755 index 000000000..19928f0ac --- /dev/null +++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/simout @@ -0,0 +1,9344 @@ +gem5 Simulator System. http://gem5.org +gem5 is copyrighted software; use the --copyright option for details. + +gem5 compiled Dec 11 2012 16:28:23 +gem5 started Dec 11 2012 16:28:36 +gem5 executing on e103721-lin +command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview-switcheroo-atomic -re tests/run.py build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview-switcheroo-atomic +Global frequency set at 1000000000000 ticks per second +info: kernel located at: /arm/scratch/sysexplr/dist/binaries/vmlinux.arm.smp.fb.2.6.38.8 +info: Using bootloader at address 0x80000000 +info: Entering event queue @ 0. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1000000000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2000000000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 3000000000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 4000000000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 5000000000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +info: Entering event queue @ 6000000000. Starting simulation... +switching cpus +info: Entering event queue @ 6000001000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 7000001000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 8000001000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +info: Entering event queue @ 9000001000. Starting simulation... +switching cpus +info: Entering event queue @ 9000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 10000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 11000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 12000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 13000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 14000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 15000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 16000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 17000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 18000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 19000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 20000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 21000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 22000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 23000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 24000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 25000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 26000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 27000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 28000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 29000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 30000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 31000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 32000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 33000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 34000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 35000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 36000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 37000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 38000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 39000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 40000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 41000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 42000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 43000002500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +info: Entering event queue @ 44000002500. Starting simulation... +switching cpus +info: Entering event queue @ 44000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 45000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 46000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 47000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 48000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 49000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 50000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 51000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 52000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 53000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 54000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 55000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 56000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 57000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 58000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 59000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 60000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 61000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 62000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 63000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 64000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 65000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 66000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 67000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 68000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 69000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 70000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 71000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 72000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 73000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 74000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 75000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 76000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 77000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 78000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 79000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 80000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 81000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 82000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 83000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 84000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 85000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 86000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 87000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 88000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 89000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 90000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 91000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 92000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 93000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 94000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 95000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 96000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 97000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 98000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 99000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 100000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 101000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 102000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 103000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 104000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 105000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 106000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 107000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 108000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 109000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 110000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 111000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 112000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 113000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 114000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 115000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 116000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 117000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 118000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 119000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 120000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 121000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 122000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 123000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 124000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 125000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 126000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 127000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 128000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 129000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 130000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 131000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 132000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 133000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 134000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 135000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 136000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 137000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 138000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 139000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 140000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 141000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 142000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 143000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 144000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 145000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 146000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 147000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 148000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 149000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 150000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 151000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 152000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 153000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 154000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 155000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 156000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 157000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 158000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 159000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 160000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 161000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 162000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 163000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 164000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 165000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 166000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 167000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 168000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 169000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 170000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 171000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 172000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 173000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 174000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 175000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 176000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 177000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 178000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 179000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 180000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 181000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 182000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 183000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 184000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 185000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 186000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 187000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 188000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 189000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 190000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 191000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 192000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 193000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 194000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 195000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 196000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 197000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 198000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 199000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 200000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 201000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 202000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 203000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 204000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 205000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 206000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 207000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 208000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 209000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 210000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 211000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 212000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 213000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 214000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 215000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 216000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 217000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 218000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 219000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 220000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 221000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 222000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 223000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 224000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 225000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 226000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 227000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 228000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 229000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 230000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 231000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 232000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 233000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 234000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 235000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 236000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 237000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 238000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 239000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 240000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 241000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 242000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 243000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 244000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 245000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 246000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 247000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 248000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 249000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 250000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 251000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 252000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 253000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 254000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 255000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 256000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 257000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 258000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 259000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 260000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 261000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 262000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 263000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 264000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 265000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 266000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 267000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 268000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 269000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 270000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 271000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 272000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 273000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 274000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 275000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 276000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 277000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 278000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 279000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 280000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 281000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 282000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 283000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 284000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 285000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 286000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 287000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 288000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 289000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 290000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 291000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 292000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 293000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 294000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 295000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 296000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 297000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 298000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 299000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 300000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 301000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 302000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 303000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 304000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 305000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 306000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 307000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 308000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 309000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 310000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 311000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 312000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 313000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 314000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 315000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 316000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 317000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 318000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 319000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 320000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 321000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 322000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 323000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 324000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 325000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 326000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 327000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 328000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 329000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 330000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 331000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 332000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 333000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 334000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 335000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 336000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 337000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 338000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 339000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 340000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 341000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 342000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 343000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 344000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 345000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 346000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 347000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 348000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 349000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 350000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 351000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 352000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 353000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 354000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 355000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 356000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 357000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 358000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 359000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 360000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 361000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 362000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 363000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 364000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 365000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 366000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 367000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 368000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 369000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 370000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 371000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 372000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 373000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 374000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 375000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 376000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 377000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 378000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 379000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 380000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 381000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 382000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 383000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 384000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 385000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 386000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 387000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 388000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 389000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 390000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 391000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 392000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 393000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 394000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 395000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 396000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 397000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 398000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 399000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 400000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 401000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 402000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 403000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 404000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 405000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 406000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 407000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 408000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 409000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 410000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 411000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 412000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 413000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 414000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 415000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 416000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 417000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 418000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 419000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 420000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 421000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 422000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 423000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 424000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 425000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 426000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 427000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 428000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 429000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 430000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 431000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 432000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 433000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 434000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 435000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 436000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 437000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 438000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 439000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 440000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 441000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 442000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 443000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 444000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 445000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 446000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 447000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 448000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 449000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 450000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 451000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 452000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 453000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 454000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 455000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 456000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 457000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 458000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 459000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 460000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 461000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 462000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 463000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 464000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 465000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 466000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 467000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 468000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 469000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 470000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 471000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 472000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 473000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 474000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 475000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 476000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 477000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 478000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 479000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 480000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 481000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 482000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 483000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 484000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 485000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 486000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 487000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 488000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 489000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 490000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 491000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 492000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 493000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 494000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 495000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 496000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 497000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 498000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 499000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 500000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 501000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 502000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 503000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 504000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 505000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 506000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 507000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 508000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 509000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 510000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 511000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 512000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 513000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 514000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 515000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 516000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 517000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 518000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 519000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 520000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 521000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 522000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 523000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 524000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 525000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 526000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 527000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 528000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 529000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 530000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 531000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 532000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 533000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 534000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 535000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 536000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 537000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 538000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 539000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 540000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 541000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 542000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 543000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 544000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 545000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 546000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 547000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 548000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 549000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 550000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 551000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 552000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 553000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 554000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 555000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 556000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 557000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 558000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 559000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 560000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 561000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 562000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 563000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 564000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 565000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 566000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 567000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 568000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 569000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 570000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 571000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 572000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 573000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 574000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 575000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 576000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 577000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 578000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 579000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 580000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 581000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 582000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 583000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 584000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 585000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 586000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 587000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 588000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 589000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 590000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 591000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 592000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 593000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 594000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 595000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 596000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 597000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 598000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 599000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 600000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 601000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 602000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 603000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 604000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 605000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 606000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 607000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 608000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 609000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 610000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 611000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 612000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 613000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 614000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 615000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 616000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 617000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 618000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 619000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 620000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 621000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 622000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 623000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 624000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 625000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 626000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 627000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 628000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 629000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 630000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 631000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 632000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 633000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 634000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 635000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 636000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 637000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 638000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 639000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 640000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 641000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 642000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 643000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 644000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 645000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 646000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 647000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 648000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 649000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 650000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 651000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 652000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 653000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 654000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 655000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 656000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 657000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 658000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 659000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 660000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 661000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 662000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 663000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 664000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 665000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 666000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 667000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 668000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 669000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 670000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 671000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 672000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 673000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 674000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 675000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 676000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 677000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 678000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 679000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 680000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 681000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 682000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 683000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 684000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 685000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 686000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 687000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 688000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 689000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 690000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 691000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 692000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 693000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 694000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 695000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 696000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 697000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 698000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 699000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 700000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 701000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 702000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 703000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 704000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 705000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 706000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 707000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 708000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 709000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 710000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 711000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 712000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 713000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 714000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 715000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 716000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 717000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 718000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 719000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 720000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 721000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 722000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 723000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 724000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 725000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 726000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 727000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 728000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 729000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 730000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 731000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 732000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 733000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 734000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 735000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 736000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 737000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 738000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 739000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 740000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 741000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 742000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 743000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 744000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 745000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 746000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 747000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 748000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 749000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 750000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 751000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 752000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 753000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 754000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 755000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 756000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 757000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 758000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 759000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 760000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 761000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 762000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 763000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 764000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 765000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 766000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 767000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 768000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 769000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 770000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 771000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 772000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 773000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 774000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 775000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 776000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 777000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 778000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 779000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 780000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 781000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 782000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 783000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 784000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 785000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 786000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 787000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 788000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 789000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 790000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 791000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 792000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 793000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 794000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 795000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 796000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 797000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 798000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 799000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 800000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 801000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 802000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 803000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 804000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 805000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 806000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 807000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 808000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 809000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 810000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 811000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 812000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 813000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 814000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 815000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 816000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 817000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 818000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 819000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 820000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 821000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 822000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 823000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 824000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 825000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 826000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 827000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 828000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 829000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 830000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 831000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 832000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 833000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 834000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 835000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 836000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 837000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 838000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 839000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 840000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 841000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 842000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 843000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 844000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 845000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 846000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 847000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 848000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 849000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 850000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 851000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 852000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 853000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 854000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 855000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 856000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 857000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 858000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 859000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 860000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 861000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 862000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 863000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 864000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 865000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 866000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 867000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 868000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 869000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 870000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 871000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 872000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 873000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 874000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 875000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 876000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 877000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 878000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 879000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 880000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 881000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 882000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 883000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 884000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 885000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 886000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 887000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 888000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 889000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 890000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 891000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 892000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 893000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 894000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 895000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 896000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 897000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 898000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 899000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 900000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 901000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 902000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 903000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 904000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 905000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 906000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 907000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 908000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 909000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 910000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 911000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 912000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 913000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 914000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 915000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 916000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 917000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 918000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 919000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 920000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 921000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 922000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 923000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 924000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 925000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 926000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 927000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 928000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 929000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 930000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 931000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 932000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 933000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 934000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 935000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 936000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 937000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 938000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 939000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 940000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 941000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 942000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 943000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 944000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 945000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 946000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 947000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 948000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 949000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 950000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 951000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 952000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 953000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 954000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 955000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 956000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 957000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 958000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 959000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 960000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 961000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 962000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 963000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 964000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 965000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 966000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 967000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 968000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 969000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 970000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 971000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 972000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 973000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 974000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 975000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 976000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 977000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 978000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 979000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 980000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 981000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 982000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 983000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 984000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 985000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 986000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 987000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 988000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 989000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 990000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 991000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 992000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 993000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 994000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 995000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 996000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 997000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 998000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 999000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1000000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1001000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1002000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1003000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1004000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1005000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1006000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1007000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1008000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1009000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1010000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1011000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1012000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1013000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1014000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1015000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1016000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1017000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1018000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1019000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1020000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1021000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1022000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1023000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1024000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1025000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1026000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1027000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1028000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1029000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1030000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1031000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1032000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1033000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1034000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1035000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1036000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1037000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1038000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1039000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1040000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1041000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1042000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1043000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1044000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1045000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1046000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1047000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1048000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1049000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1050000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1051000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1052000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1053000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1054000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1055000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1056000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1057000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1058000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1059000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1060000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1061000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1062000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1063000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1064000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1065000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1066000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1067000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1068000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1069000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1070000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1071000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1072000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1073000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1074000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1075000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1076000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1077000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1078000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1079000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1080000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1081000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1082000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1083000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1084000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1085000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1086000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1087000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1088000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1089000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1090000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1091000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1092000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1093000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1094000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1095000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1096000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1097000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1098000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1099000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1100000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1101000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1102000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1103000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1104000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1105000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1106000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1107000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1108000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1109000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1110000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1111000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1112000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1113000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1114000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1115000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1116000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1117000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1118000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1119000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1120000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1121000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1122000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1123000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1124000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1125000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1126000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1127000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1128000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1129000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1130000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1131000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1132000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1133000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1134000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1135000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1136000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1137000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1138000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1139000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1140000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1141000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1142000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1143000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1144000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1145000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1146000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1147000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1148000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1149000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1150000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1151000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1152000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1153000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1154000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1155000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1156000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1157000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1158000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1159000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1160000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1161000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1162000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1163000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1164000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1165000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1166000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1167000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1168000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1169000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1170000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1171000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1172000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1173000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1174000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1175000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1176000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1177000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1178000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1179000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1180000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1181000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1182000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1183000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1184000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1185000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1186000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1187000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1188000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1189000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1190000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1191000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1192000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1193000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1194000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1195000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1196000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1197000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1198000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1199000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1200000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1201000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1202000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1203000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1204000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1205000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1206000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1207000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1208000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1209000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1210000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1211000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1212000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1213000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1214000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1215000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1216000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1217000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1218000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1219000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1220000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1221000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1222000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1223000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1224000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1225000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1226000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1227000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1228000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1229000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1230000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1231000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1232000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1233000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1234000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1235000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1236000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1237000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1238000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1239000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1240000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1241000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1242000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1243000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1244000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1245000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1246000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1247000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1248000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1249000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1250000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1251000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1252000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1253000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1254000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1255000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1256000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1257000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1258000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1259000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1260000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1261000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1262000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1263000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1264000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1265000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1266000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1267000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1268000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1269000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1270000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1271000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1272000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1273000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1274000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1275000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1276000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1277000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1278000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1279000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1280000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1281000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1282000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1283000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1284000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1285000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1286000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1287000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1288000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1289000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1290000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1291000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1292000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1293000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1294000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1295000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1296000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1297000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1298000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1299000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1300000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1301000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1302000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1303000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1304000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1305000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1306000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1307000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1308000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1309000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1310000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1311000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1312000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1313000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1314000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1315000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1316000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1317000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1318000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1319000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1320000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1321000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1322000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1323000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1324000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1325000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1326000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1327000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1328000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1329000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1330000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1331000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1332000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1333000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1334000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1335000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1336000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1337000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1338000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1339000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1340000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1341000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1342000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1343000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1344000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1345000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1346000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1347000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1348000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1349000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1350000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1351000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1352000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1353000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1354000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1355000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1356000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1357000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1358000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1359000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1360000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1361000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1362000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1363000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1364000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1365000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1366000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1367000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1368000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1369000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1370000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1371000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1372000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1373000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1374000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1375000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1376000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1377000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1378000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1379000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1380000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1381000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1382000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1383000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1384000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1385000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1386000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1387000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1388000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1389000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1390000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1391000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1392000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1393000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1394000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1395000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1396000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1397000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1398000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1399000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1400000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1401000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1402000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1403000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1404000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1405000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1406000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1407000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1408000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1409000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1410000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1411000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1412000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1413000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1414000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1415000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1416000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1417000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1418000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1419000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1420000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1421000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1422000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1423000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1424000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1425000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1426000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1427000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1428000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1429000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1430000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1431000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1432000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1433000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1434000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1435000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1436000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1437000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1438000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1439000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1440000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1441000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1442000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1443000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1444000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1445000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1446000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1447000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1448000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1449000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1450000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1451000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1452000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1453000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1454000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1455000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1456000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1457000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1458000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1459000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1460000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1461000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1462000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1463000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1464000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1465000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1466000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1467000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1468000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1469000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1470000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1471000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1472000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1473000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1474000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1475000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1476000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1477000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1478000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1479000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1480000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1481000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1482000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1483000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1484000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1485000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1486000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1487000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1488000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1489000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1490000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1491000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1492000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1493000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1494000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1495000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1496000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1497000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1498000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1499000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1500000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1501000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1502000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1503000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1504000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1505000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1506000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1507000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1508000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1509000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1510000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1511000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1512000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1513000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1514000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1515000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1516000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1517000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1518000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1519000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1520000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1521000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1522000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1523000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1524000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1525000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1526000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1527000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1528000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1529000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1530000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1531000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1532000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1533000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1534000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1535000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1536000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1537000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1538000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1539000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1540000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1541000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1542000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1543000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1544000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1545000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1546000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1547000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1548000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1549000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1550000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1551000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1552000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1553000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1554000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1555000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1556000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1557000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1558000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1559000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1560000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1561000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1562000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1563000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1564000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1565000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1566000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1567000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1568000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1569000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1570000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1571000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1572000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1573000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1574000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1575000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1576000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1577000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1578000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1579000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1580000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1581000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1582000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1583000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1584000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1585000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1586000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1587000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1588000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1589000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1590000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1591000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1592000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1593000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1594000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1595000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1596000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1597000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1598000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1599000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1600000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1601000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1602000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1603000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1604000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1605000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1606000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1607000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1608000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1609000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1610000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1611000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1612000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1613000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1614000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1615000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1616000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1617000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1618000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1619000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1620000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1621000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1622000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1623000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1624000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1625000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1626000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1627000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1628000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1629000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1630000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1631000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1632000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1633000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1634000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1635000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1636000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1637000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1638000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1639000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1640000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1641000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1642000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1643000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1644000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1645000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1646000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1647000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1648000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1649000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1650000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1651000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1652000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1653000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1654000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1655000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1656000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1657000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1658000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1659000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1660000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1661000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1662000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1663000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1664000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1665000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1666000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1667000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1668000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1669000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1670000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1671000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1672000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1673000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1674000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1675000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1676000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1677000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1678000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1679000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1680000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1681000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1682000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1683000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1684000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1685000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1686000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1687000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1688000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1689000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1690000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1691000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1692000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1693000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1694000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1695000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1696000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1697000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1698000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1699000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1700000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1701000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1702000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1703000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1704000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1705000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1706000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1707000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1708000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1709000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1710000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1711000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1712000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1713000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1714000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1715000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1716000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1717000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1718000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1719000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1720000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1721000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1722000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1723000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1724000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1725000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1726000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1727000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1728000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1729000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1730000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1731000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1732000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1733000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1734000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1735000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1736000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1737000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1738000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1739000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1740000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1741000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1742000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1743000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1744000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1745000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1746000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1747000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1748000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1749000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1750000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1751000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1752000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1753000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1754000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1755000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1756000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1757000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1758000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1759000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1760000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1761000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1762000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1763000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1764000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1765000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1766000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1767000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1768000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1769000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1770000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1771000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1772000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1773000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1774000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1775000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1776000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1777000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1778000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1779000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1780000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1781000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1782000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1783000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1784000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1785000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1786000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1787000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1788000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1789000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1790000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1791000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1792000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1793000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1794000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1795000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1796000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1797000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1798000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1799000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1800000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1801000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1802000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1803000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1804000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1805000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1806000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1807000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1808000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1809000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1810000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1811000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1812000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1813000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1814000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1815000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1816000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1817000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1818000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1819000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1820000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1821000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1822000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1823000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1824000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1825000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1826000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1827000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1828000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1829000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1830000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1831000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1832000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1833000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1834000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1835000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1836000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1837000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1838000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1839000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1840000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1841000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1842000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1843000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1844000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1845000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1846000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1847000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1848000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1849000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1850000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1851000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1852000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1853000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1854000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1855000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1856000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1857000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1858000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1859000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1860000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1861000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1862000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1863000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1864000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1865000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1866000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1867000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1868000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1869000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1870000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1871000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1872000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1873000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1874000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1875000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1876000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1877000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1878000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1879000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1880000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1881000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1882000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1883000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1884000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1885000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1886000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1887000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1888000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1889000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1890000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1891000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1892000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1893000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1894000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1895000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1896000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1897000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1898000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1899000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1900000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1901000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1902000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1903000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1904000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1905000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1906000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1907000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1908000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1909000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1910000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1911000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1912000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1913000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1914000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1915000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1916000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1917000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1918000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1919000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1920000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1921000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1922000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1923000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1924000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1925000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1926000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1927000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1928000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1929000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1930000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1931000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1932000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1933000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1934000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1935000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1936000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1937000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1938000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1939000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1940000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1941000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1942000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1943000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1944000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1945000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1946000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1947000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1948000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1949000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1950000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1951000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1952000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1953000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1954000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1955000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1956000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1957000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1958000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1959000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1960000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1961000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1962000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1963000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1964000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1965000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1966000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1967000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1968000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1969000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1970000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1971000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1972000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1973000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1974000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1975000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1976000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1977000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1978000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1979000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1980000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1981000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1982000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1983000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1984000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1985000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1986000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1987000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1988000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1989000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1990000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1991000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1992000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1993000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1994000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1995000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1996000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1997000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1998000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 1999000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2000000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2001000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2002000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2003000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2004000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2005000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2006000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2007000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2008000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2009000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2010000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2011000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2012000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2013000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2014000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2015000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2016000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2017000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2018000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2019000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2020000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2021000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2022000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2023000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2024000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2025000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2026000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2027000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2028000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2029000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2030000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2031000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2032000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2033000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2034000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2035000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2036000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2037000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2038000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2039000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2040000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2041000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2042000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2043000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2044000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2045000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2046000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2047000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2048000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2049000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2050000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2051000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2052000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2053000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2054000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2055000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2056000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2057000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2058000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2059000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2060000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2061000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2062000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2063000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2064000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2065000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2066000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2067000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2068000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2069000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2070000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2071000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2072000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2073000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2074000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2075000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2076000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2077000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2078000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2079000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2080000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2081000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2082000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2083000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2084000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2085000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2086000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2087000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2088000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2089000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2090000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2091000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2092000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2093000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2094000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2095000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2096000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2097000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2098000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2099000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2100000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2101000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2102000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2103000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2104000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2105000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2106000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2107000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2108000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2109000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2110000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2111000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2112000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2113000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2114000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2115000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2116000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2117000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2118000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2119000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2120000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2121000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2122000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2123000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2124000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2125000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2126000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2127000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2128000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2129000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2130000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2131000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2132000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2133000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2134000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2135000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2136000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2137000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2138000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2139000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2140000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2141000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2142000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2143000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2144000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2145000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2146000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2147000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2148000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2149000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2150000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2151000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2152000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2153000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2154000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2155000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2156000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2157000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2158000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2159000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2160000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2161000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2162000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2163000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2164000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2165000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2166000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2167000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2168000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2169000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2170000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2171000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2172000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2173000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2174000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2175000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2176000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2177000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2178000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2179000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2180000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2181000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2182000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2183000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2184000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2185000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2186000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2187000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2188000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2189000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2190000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2191000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2192000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2193000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2194000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2195000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2196000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2197000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2198000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2199000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2200000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2201000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2202000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2203000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2204000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2205000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2206000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2207000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2208000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2209000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2210000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2211000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2212000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2213000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2214000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2215000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2216000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2217000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2218000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2219000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2220000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2221000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2222000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2223000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2224000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2225000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2226000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2227000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2228000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2229000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2230000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2231000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2232000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2233000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2234000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2235000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2236000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2237000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2238000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2239000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2240000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2241000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2242000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2243000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2244000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2245000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2246000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2247000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2248000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2249000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2250000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2251000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2252000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2253000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2254000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2255000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2256000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2257000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2258000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2259000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2260000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2261000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2262000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2263000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2264000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2265000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2266000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2267000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2268000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2269000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2270000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2271000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2272000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2273000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2274000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2275000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2276000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2277000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2278000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2279000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2280000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2281000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2282000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2283000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2284000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2285000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2286000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2287000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2288000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2289000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2290000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2291000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2292000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2293000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2294000004000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +info: Entering event queue @ 2295000004000. Starting simulation... +switching cpus +info: Entering event queue @ 2295000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2296000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2297000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2298000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2299000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2300000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2301000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2302000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2303000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2304000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2305000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2306000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2307000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2308000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2309000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2310000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2311000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2312000006000. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +info: Entering event queue @ 2313000006000. Starting simulation... +switching cpus +info: Entering event queue @ 2313000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2314000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2315000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2316000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2317000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2318000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2319000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2320000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2321000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2322000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2323000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2324000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2325000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2326000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2327000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2328000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2329000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2330000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2331000010500. Starting simulation... +Switching CPUs... +Next CPU: AtomicSimpleCPU +switching cpus +info: Entering event queue @ 2332000010500. Starting simulation... diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/stats.txt new file mode 100644 index 000000000..d4e639ad7 --- /dev/null +++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/stats.txt @@ -0,0 +1,689 @@ + +---------- Begin Simulation Statistics ---------- +sim_seconds 2.332810 # Number of seconds simulated +sim_ticks 2332810256000 # Number of ticks simulated +final_tick 2332810256000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_freq 1000000000000 # Frequency of simulated ticks +host_inst_rate 669803 # Simulator instruction rate (inst/s) +host_op_rate 861325 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 25865872844 # Simulator tick rate (ticks/s) +host_mem_usage 384756 # Number of bytes of host memory used +host_seconds 90.19 # Real time elapsed on the host +sim_insts 60408639 # Number of instructions simulated +sim_ops 77681819 # Number of ops (including micro ops) simulated +system.physmem.bytes_read::realview.clcd 111673344 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.dtb.walker 128 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.itb.walker 192 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.inst 492704 # Number of bytes read from this memory +system.physmem.bytes_read::cpu0.data 6494800 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.inst 212416 # Number of bytes read from this memory +system.physmem.bytes_read::cpu1.data 2577132 # Number of bytes read from this memory +system.physmem.bytes_read::total 121450716 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu0.inst 492704 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::cpu1.inst 212416 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 705120 # Number of instructions bytes read from this memory +system.physmem.bytes_written::writebacks 3703040 # Number of bytes written to this memory +system.physmem.bytes_written::cpu0.data 1405784 # Number of bytes written to this memory +system.physmem.bytes_written::cpu1.data 1610060 # Number of bytes written to this memory +system.physmem.bytes_written::total 6718884 # Number of bytes written to this memory +system.physmem.num_reads::realview.clcd 13959168 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.dtb.walker 2 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.itb.walker 3 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.inst 13901 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu0.data 101515 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.inst 3319 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu1.data 40278 # Number of read requests responded to by this memory +system.physmem.num_reads::total 14118186 # Number of read requests responded to by this memory +system.physmem.num_writes::writebacks 57860 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu0.data 351446 # Number of write requests responded to by this memory +system.physmem.num_writes::cpu1.data 402515 # Number of write requests responded to by this memory +system.physmem.num_writes::total 811821 # Number of write requests responded to by this memory +system.physmem.bw_read::realview.clcd 47870736 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.dtb.walker 55 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.itb.walker 82 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.inst 211206 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu0.data 2784110 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.inst 91056 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu1.data 1104733 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 52061978 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu0.inst 211206 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu1.inst 91056 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 302262 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_write::writebacks 1587373 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu0.data 602614 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::cpu1.data 690180 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_write::total 2880167 # Write bandwidth from this memory (bytes/s) +system.physmem.bw_total::writebacks 1587373 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::realview.clcd 47870736 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.dtb.walker 55 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.itb.walker 82 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.inst 211206 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu0.data 3386724 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.inst 91056 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu1.data 1794913 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 54942145 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 0 # Total number of read requests seen +system.physmem.writeReqs 0 # Total number of write requests seen +system.physmem.cpureqs 0 # Reqs generatd by CPU via cache - shady +system.physmem.bytesRead 0 # Total number of bytes read from memory +system.physmem.bytesWritten 0 # Total number of bytes written to memory +system.physmem.bytesConsumedRd 0 # bytesRead derated as per pkt->getSize() +system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() +system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q +system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed +system.physmem.perBankRdReqs::0 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::1 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::2 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::3 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::4 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::5 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::6 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::7 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::8 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::9 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::10 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::11 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::12 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::13 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::14 0 # Track reads on a per bank basis +system.physmem.perBankRdReqs::15 0 # Track reads on a per bank basis +system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis +system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis +system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry +system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry +system.physmem.totGap 0 # Total gap between requests +system.physmem.readPktSize::0 0 # Categorize read packet sizes +system.physmem.readPktSize::1 0 # Categorize read packet sizes +system.physmem.readPktSize::2 0 # Categorize read packet sizes +system.physmem.readPktSize::3 0 # Categorize read packet sizes +system.physmem.readPktSize::4 0 # Categorize read packet sizes +system.physmem.readPktSize::5 0 # Categorize read packet sizes +system.physmem.readPktSize::6 0 # Categorize read packet sizes +system.physmem.readPktSize::7 0 # Categorize read packet sizes +system.physmem.readPktSize::8 0 # Categorize read packet sizes +system.physmem.writePktSize::0 0 # categorize write packet sizes +system.physmem.writePktSize::1 0 # categorize write packet sizes +system.physmem.writePktSize::2 0 # categorize write packet sizes +system.physmem.writePktSize::3 0 # categorize write packet sizes +system.physmem.writePktSize::4 0 # categorize write packet sizes +system.physmem.writePktSize::5 0 # categorize write packet sizes +system.physmem.writePktSize::6 0 # categorize write packet sizes +system.physmem.writePktSize::7 0 # categorize write packet sizes +system.physmem.writePktSize::8 0 # categorize write packet sizes +system.physmem.neitherpktsize::0 0 # categorize neither packet sizes +system.physmem.neitherpktsize::1 0 # categorize neither packet sizes +system.physmem.neitherpktsize::2 0 # categorize neither packet sizes +system.physmem.neitherpktsize::3 0 # categorize neither packet sizes +system.physmem.neitherpktsize::4 0 # categorize neither packet sizes +system.physmem.neitherpktsize::5 0 # categorize neither packet sizes +system.physmem.neitherpktsize::6 0 # categorize neither packet sizes +system.physmem.neitherpktsize::7 0 # categorize neither packet sizes +system.physmem.neitherpktsize::8 0 # categorize neither packet sizes +system.physmem.rdQLenPdf::0 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see +system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see +system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see +system.physmem.totQLat 0 # Total cycles spent in queuing delays +system.physmem.totMemAccLat 0 # Sum of mem lat for all requests +system.physmem.totBusLat 0 # Total cycles spent in databus access +system.physmem.totBankLat 0 # Total cycles spent in bank access +system.physmem.avgQLat nan # Average queueing delay per request +system.physmem.avgBankLat nan # Average bank access latency per request +system.physmem.avgBusLat nan # Average bus latency per request +system.physmem.avgMemAccLat nan # Average memory access latency +system.physmem.avgRdBW 0.00 # Average achieved read bandwidth in MB/s +system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s +system.physmem.avgConsumedRdBW 0.00 # Average consumed read bandwidth in MB/s +system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s +system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s +system.physmem.busUtil 0.00 # Data bus utilization in percentage +system.physmem.avgRdQLen 0.00 # Average read queue length over time +system.physmem.avgWrQLen 0.00 # Average write queue length over time +system.physmem.readRowHits 0 # Number of row buffer hits during reads +system.physmem.writeRowHits 0 # Number of row buffer hits during writes +system.physmem.readRowHitRate nan # Row buffer hit rate for reads +system.physmem.writeRowHitRate nan # Row buffer hit rate for writes +system.physmem.avgGap nan # Average gap between requests +system.realview.nvmem.bytes_read::cpu0.inst 20 # Number of bytes read from this memory +system.realview.nvmem.bytes_read::total 20 # Number of bytes read from this memory +system.realview.nvmem.bytes_inst_read::cpu0.inst 20 # Number of instructions bytes read from this memory +system.realview.nvmem.bytes_inst_read::total 20 # Number of instructions bytes read from this memory +system.realview.nvmem.num_reads::cpu0.inst 5 # Number of read requests responded to by this memory +system.realview.nvmem.num_reads::total 5 # Number of read requests responded to by this memory +system.realview.nvmem.bw_read::cpu0.inst 9 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_read::total 9 # Total read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::cpu0.inst 9 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_inst_read::total 9 # Instruction read bandwidth from this memory (bytes/s) +system.realview.nvmem.bw_total::cpu0.inst 9 # Total bandwidth to/from this memory (bytes/s) +system.realview.nvmem.bw_total::total 9 # Total bandwidth to/from this memory (bytes/s) +system.l2c.replacements 62242 # number of replacements +system.l2c.tagsinuse 50006.300216 # Cycle average of tags in use +system.l2c.total_refs 1678484 # Total number of references to valid blocks. +system.l2c.sampled_refs 127627 # Sample count of references to valid blocks. +system.l2c.avg_refs 13.151480 # Average number of references to valid blocks. +system.l2c.warmup_cycle 2316901485000 # Cycle when the warmup percentage was hit. +system.l2c.occ_blocks::writebacks 36900.571426 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.dtb.walker 0.993823 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.itb.walker 0.993931 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.inst 4917.298425 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu0.data 3152.525316 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.inst 2097.421528 # Average occupied blocks per requestor +system.l2c.occ_blocks::cpu1.data 2936.495766 # Average occupied blocks per requestor +system.l2c.occ_percent::writebacks 0.563058 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.dtb.walker 0.000015 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.itb.walker 0.000015 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.inst 0.075032 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu0.data 0.048104 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.inst 0.032004 # Average percentage of cache occupancy +system.l2c.occ_percent::cpu1.data 0.044807 # Average percentage of cache occupancy +system.l2c.occ_percent::total 0.763036 # Average percentage of cache occupancy +system.l2c.ReadReq_hits::cpu0.dtb.walker 9005 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.itb.walker 3277 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.inst 473131 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu0.data 196969 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.dtb.walker 4875 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.itb.walker 2050 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.inst 365740 # number of ReadReq hits +system.l2c.ReadReq_hits::cpu1.data 169794 # number of ReadReq hits +system.l2c.ReadReq_hits::total 1224841 # number of ReadReq hits +system.l2c.Writeback_hits::writebacks 592682 # number of Writeback hits +system.l2c.Writeback_hits::total 592682 # number of Writeback hits +system.l2c.UpgradeReq_hits::cpu0.data 12 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::cpu1.data 14 # number of UpgradeReq hits +system.l2c.UpgradeReq_hits::total 26 # number of UpgradeReq hits +system.l2c.ReadExReq_hits::cpu0.data 63335 # number of ReadExReq hits +system.l2c.ReadExReq_hits::cpu1.data 50403 # number of ReadExReq hits +system.l2c.ReadExReq_hits::total 113738 # number of ReadExReq hits +system.l2c.demand_hits::cpu0.dtb.walker 9005 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.itb.walker 3277 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.inst 473131 # number of demand (read+write) hits +system.l2c.demand_hits::cpu0.data 260304 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.dtb.walker 4875 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.itb.walker 2050 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.inst 365740 # number of demand (read+write) hits +system.l2c.demand_hits::cpu1.data 220197 # number of demand (read+write) hits +system.l2c.demand_hits::total 1338579 # number of demand (read+write) hits +system.l2c.overall_hits::cpu0.dtb.walker 9005 # number of overall hits +system.l2c.overall_hits::cpu0.itb.walker 3277 # number of overall hits +system.l2c.overall_hits::cpu0.inst 473131 # number of overall hits +system.l2c.overall_hits::cpu0.data 260304 # number of overall hits +system.l2c.overall_hits::cpu1.dtb.walker 4875 # number of overall hits +system.l2c.overall_hits::cpu1.itb.walker 2050 # number of overall hits +system.l2c.overall_hits::cpu1.inst 365740 # number of overall hits +system.l2c.overall_hits::cpu1.data 220197 # number of overall hits +system.l2c.overall_hits::total 1338579 # number of overall hits +system.l2c.ReadReq_misses::cpu0.dtb.walker 2 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.itb.walker 3 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.inst 7285 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu0.data 5807 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.inst 3319 # number of ReadReq misses +system.l2c.ReadReq_misses::cpu1.data 4065 # number of ReadReq misses +system.l2c.ReadReq_misses::total 20481 # number of ReadReq misses +system.l2c.UpgradeReq_misses::cpu0.data 1520 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::cpu1.data 1399 # number of UpgradeReq misses +system.l2c.UpgradeReq_misses::total 2919 # number of UpgradeReq misses +system.l2c.ReadExReq_misses::cpu0.data 96488 # number of ReadExReq misses +system.l2c.ReadExReq_misses::cpu1.data 36984 # number of ReadExReq misses +system.l2c.ReadExReq_misses::total 133472 # number of ReadExReq misses +system.l2c.demand_misses::cpu0.dtb.walker 2 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.itb.walker 3 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.inst 7285 # number of demand (read+write) misses +system.l2c.demand_misses::cpu0.data 102295 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.inst 3319 # number of demand (read+write) misses +system.l2c.demand_misses::cpu1.data 41049 # number of demand (read+write) misses +system.l2c.demand_misses::total 153953 # number of demand (read+write) misses +system.l2c.overall_misses::cpu0.dtb.walker 2 # number of overall misses +system.l2c.overall_misses::cpu0.itb.walker 3 # number of overall misses +system.l2c.overall_misses::cpu0.inst 7285 # number of overall misses +system.l2c.overall_misses::cpu0.data 102295 # number of overall misses +system.l2c.overall_misses::cpu1.inst 3319 # number of overall misses +system.l2c.overall_misses::cpu1.data 41049 # number of overall misses +system.l2c.overall_misses::total 153953 # number of overall misses +system.l2c.ReadReq_accesses::cpu0.dtb.walker 9007 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.itb.walker 3280 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.inst 480416 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu0.data 202776 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.dtb.walker 4875 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.itb.walker 2050 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.inst 369059 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::cpu1.data 173859 # number of ReadReq accesses(hits+misses) +system.l2c.ReadReq_accesses::total 1245322 # number of ReadReq accesses(hits+misses) +system.l2c.Writeback_accesses::writebacks 592682 # number of Writeback accesses(hits+misses) +system.l2c.Writeback_accesses::total 592682 # number of Writeback accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu0.data 1532 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::cpu1.data 1413 # number of UpgradeReq accesses(hits+misses) +system.l2c.UpgradeReq_accesses::total 2945 # number of UpgradeReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu0.data 159823 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::cpu1.data 87387 # number of ReadExReq accesses(hits+misses) +system.l2c.ReadExReq_accesses::total 247210 # number of ReadExReq accesses(hits+misses) +system.l2c.demand_accesses::cpu0.dtb.walker 9007 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.itb.walker 3280 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.inst 480416 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu0.data 362599 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.dtb.walker 4875 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.itb.walker 2050 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.inst 369059 # number of demand (read+write) accesses +system.l2c.demand_accesses::cpu1.data 261246 # number of demand (read+write) accesses +system.l2c.demand_accesses::total 1492532 # number of demand (read+write) accesses +system.l2c.overall_accesses::cpu0.dtb.walker 9007 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.itb.walker 3280 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.inst 480416 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu0.data 362599 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.dtb.walker 4875 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.itb.walker 2050 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.inst 369059 # number of overall (read+write) accesses +system.l2c.overall_accesses::cpu1.data 261246 # number of overall (read+write) accesses +system.l2c.overall_accesses::total 1492532 # number of overall (read+write) accesses +system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.000222 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000915 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.inst 0.015164 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu0.data 0.028638 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.inst 0.008993 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::cpu1.data 0.023381 # miss rate for ReadReq accesses +system.l2c.ReadReq_miss_rate::total 0.016446 # miss rate for ReadReq accesses +system.l2c.UpgradeReq_miss_rate::cpu0.data 0.992167 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::cpu1.data 0.990092 # miss rate for UpgradeReq accesses +system.l2c.UpgradeReq_miss_rate::total 0.991171 # miss rate for UpgradeReq accesses +system.l2c.ReadExReq_miss_rate::cpu0.data 0.603718 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::cpu1.data 0.423221 # miss rate for ReadExReq accesses +system.l2c.ReadExReq_miss_rate::total 0.539913 # miss rate for ReadExReq accesses +system.l2c.demand_miss_rate::cpu0.dtb.walker 0.000222 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.itb.walker 0.000915 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.inst 0.015164 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu0.data 0.282116 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.inst 0.008993 # miss rate for demand accesses +system.l2c.demand_miss_rate::cpu1.data 0.157128 # miss rate for demand accesses +system.l2c.demand_miss_rate::total 0.103149 # miss rate for demand accesses +system.l2c.overall_miss_rate::cpu0.dtb.walker 0.000222 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.itb.walker 0.000915 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.inst 0.015164 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu0.data 0.282116 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.inst 0.008993 # miss rate for overall accesses +system.l2c.overall_miss_rate::cpu1.data 0.157128 # miss rate for overall accesses +system.l2c.overall_miss_rate::total 0.103149 # miss rate for overall accesses +system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked +system.l2c.blocked::no_targets 0 # number of cycles access was blocked +system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.l2c.fast_writes 0 # number of fast writes performed +system.l2c.cache_copies 0 # number of cache copies performed +system.l2c.writebacks::writebacks 57860 # number of writebacks +system.l2c.writebacks::total 57860 # number of writebacks +system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate +system.cf0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD). +system.cf0.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD). +system.cf0.dma_read_txs 0 # Number of DMA read transactions (not PRD). +system.cf0.dma_write_full_pages 0 # Number of full page size DMA writes. +system.cf0.dma_write_bytes 0 # Number of bytes transfered via DMA writes. +system.cf0.dma_write_txs 0 # Number of DMA write transactions. +system.cpu0.dtb.inst_hits 0 # ITB inst hits +system.cpu0.dtb.inst_misses 0 # ITB inst misses +system.cpu0.dtb.read_hits 7929195 # DTB read hits +system.cpu0.dtb.read_misses 6442 # DTB read misses +system.cpu0.dtb.write_hits 6437090 # DTB write hits +system.cpu0.dtb.write_misses 1931 # DTB write misses +system.cpu0.dtb.flush_tlb 1168 # Number of times complete TLB was flushed +system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu0.dtb.flush_tlb_mva_asid 752 # Number of times TLB was flushed by MVA & ASID +system.cpu0.dtb.flush_tlb_asid 32 # Number of times TLB was flushed by ASID +system.cpu0.dtb.flush_entries 5576 # Number of entries that have been flushed from TLB +system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions +system.cpu0.dtb.prefetch_faults 136 # Number of TLB faults due to prefetch +system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu0.dtb.perms_faults 240 # Number of TLB faults due to permissions restrictions +system.cpu0.dtb.read_accesses 7935637 # DTB read accesses +system.cpu0.dtb.write_accesses 6439021 # DTB write accesses +system.cpu0.dtb.inst_accesses 0 # ITB inst accesses +system.cpu0.dtb.hits 14366285 # DTB hits +system.cpu0.dtb.misses 8373 # DTB misses +system.cpu0.dtb.accesses 14374658 # DTB accesses +system.cpu0.itb.inst_hits 32543252 # ITB inst hits +system.cpu0.itb.inst_misses 3703 # ITB inst misses +system.cpu0.itb.read_hits 0 # DTB read hits +system.cpu0.itb.read_misses 0 # DTB read misses +system.cpu0.itb.write_hits 0 # DTB write hits +system.cpu0.itb.write_misses 0 # DTB write misses +system.cpu0.itb.flush_tlb 1168 # Number of times complete TLB was flushed +system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu0.itb.flush_tlb_mva_asid 752 # Number of times TLB was flushed by MVA & ASID +system.cpu0.itb.flush_tlb_asid 32 # Number of times TLB was flushed by ASID +system.cpu0.itb.flush_entries 2636 # Number of entries that have been flushed from TLB +system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions +system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch +system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions +system.cpu0.itb.read_accesses 0 # DTB read accesses +system.cpu0.itb.write_accesses 0 # DTB write accesses +system.cpu0.itb.inst_accesses 32546955 # ITB inst accesses +system.cpu0.itb.hits 32543252 # DTB hits +system.cpu0.itb.misses 3703 # DTB misses +system.cpu0.itb.accesses 32546955 # DTB accesses +system.cpu0.numCycles 4633589645 # number of cpu cycles simulated +system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started +system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu0.committedInsts 31998088 # Number of instructions committed +system.cpu0.committedOps 41901559 # Number of ops (including micro ops) committed +system.cpu0.num_int_alu_accesses 37065460 # Number of integer alu accesses +system.cpu0.num_fp_alu_accesses 5364 # Number of float alu accesses +system.cpu0.num_func_calls 1207172 # number of times a function call or return occured +system.cpu0.num_conditional_control_insts 4285544 # number of instructions that are conditional controls +system.cpu0.num_int_insts 37065460 # number of integer instructions +system.cpu0.num_fp_insts 5364 # number of float instructions +system.cpu0.num_int_register_reads 188704130 # number of times the integer registers were read +system.cpu0.num_int_register_writes 39536951 # number of times the integer registers were written +system.cpu0.num_fp_register_reads 3938 # number of times the floating registers were read +system.cpu0.num_fp_register_writes 1428 # number of times the floating registers were written +system.cpu0.num_mem_refs 15013039 # number of memory refs +system.cpu0.num_load_insts 8304652 # Number of load instructions +system.cpu0.num_store_insts 6708387 # Number of store instructions +system.cpu0.num_idle_cycles 186586242.606667 # Number of idle cycles +system.cpu0.num_busy_cycles 4447003402.393333 # Number of busy cycles +system.cpu0.not_idle_fraction 0.959732 # Percentage of non-idle cycles +system.cpu0.idle_fraction 0.040268 # Percentage of idle cycles +system.cpu0.kern.inst.arm 0 # number of arm instructions executed +system.cpu0.kern.inst.quiesce 82795 # number of quiesce instructions executed +system.cpu0.icache.replacements 850590 # number of replacements +system.cpu0.icache.tagsinuse 511.678593 # Cycle average of tags in use +system.cpu0.icache.total_refs 60583498 # Total number of references to valid blocks. +system.cpu0.icache.sampled_refs 851102 # Sample count of references to valid blocks. +system.cpu0.icache.avg_refs 71.182418 # Average number of references to valid blocks. +system.cpu0.icache.warmup_cycle 5709380500 # Cycle when the warmup percentage was hit. +system.cpu0.icache.occ_blocks::cpu0.inst 444.509138 # Average occupied blocks per requestor +system.cpu0.icache.occ_blocks::cpu1.inst 67.169455 # Average occupied blocks per requestor +system.cpu0.icache.occ_percent::cpu0.inst 0.868182 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::cpu1.inst 0.131190 # Average percentage of cache occupancy +system.cpu0.icache.occ_percent::total 0.999372 # Average percentage of cache occupancy +system.cpu0.icache.ReadReq_hits::cpu0.inst 32064737 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::cpu1.inst 28518761 # number of ReadReq hits +system.cpu0.icache.ReadReq_hits::total 60583498 # number of ReadReq hits +system.cpu0.icache.demand_hits::cpu0.inst 32064737 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::cpu1.inst 28518761 # number of demand (read+write) hits +system.cpu0.icache.demand_hits::total 60583498 # number of demand (read+write) hits +system.cpu0.icache.overall_hits::cpu0.inst 32064737 # number of overall hits +system.cpu0.icache.overall_hits::cpu1.inst 28518761 # number of overall hits +system.cpu0.icache.overall_hits::total 60583498 # number of overall hits +system.cpu0.icache.ReadReq_misses::cpu0.inst 481294 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::cpu1.inst 369808 # number of ReadReq misses +system.cpu0.icache.ReadReq_misses::total 851102 # number of ReadReq misses +system.cpu0.icache.demand_misses::cpu0.inst 481294 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::cpu1.inst 369808 # number of demand (read+write) misses +system.cpu0.icache.demand_misses::total 851102 # number of demand (read+write) misses +system.cpu0.icache.overall_misses::cpu0.inst 481294 # number of overall misses +system.cpu0.icache.overall_misses::cpu1.inst 369808 # number of overall misses +system.cpu0.icache.overall_misses::total 851102 # number of overall misses +system.cpu0.icache.ReadReq_accesses::cpu0.inst 32546031 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::cpu1.inst 28888569 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.ReadReq_accesses::total 61434600 # number of ReadReq accesses(hits+misses) +system.cpu0.icache.demand_accesses::cpu0.inst 32546031 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::cpu1.inst 28888569 # number of demand (read+write) accesses +system.cpu0.icache.demand_accesses::total 61434600 # number of demand (read+write) accesses +system.cpu0.icache.overall_accesses::cpu0.inst 32546031 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::cpu1.inst 28888569 # number of overall (read+write) accesses +system.cpu0.icache.overall_accesses::total 61434600 # number of overall (read+write) accesses +system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014788 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.012801 # miss rate for ReadReq accesses +system.cpu0.icache.ReadReq_miss_rate::total 0.013854 # miss rate for ReadReq accesses +system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014788 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::cpu1.inst 0.012801 # miss rate for demand accesses +system.cpu0.icache.demand_miss_rate::total 0.013854 # miss rate for demand accesses +system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014788 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::cpu1.inst 0.012801 # miss rate for overall accesses +system.cpu0.icache.overall_miss_rate::total 0.013854 # miss rate for overall accesses +system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu0.icache.fast_writes 0 # number of fast writes performed +system.cpu0.icache.cache_copies 0 # number of cache copies performed +system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu0.dcache.replacements 623333 # number of replacements +system.cpu0.dcache.tagsinuse 511.997031 # Cycle average of tags in use +system.cpu0.dcache.total_refs 23628287 # Total number of references to valid blocks. +system.cpu0.dcache.sampled_refs 623845 # Sample count of references to valid blocks. +system.cpu0.dcache.avg_refs 37.875253 # Average number of references to valid blocks. +system.cpu0.dcache.warmup_cycle 21763000 # Cycle when the warmup percentage was hit. +system.cpu0.dcache.occ_blocks::cpu0.data 451.298859 # Average occupied blocks per requestor +system.cpu0.dcache.occ_blocks::cpu1.data 60.698172 # Average occupied blocks per requestor +system.cpu0.dcache.occ_percent::cpu0.data 0.881443 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::cpu1.data 0.118551 # Average percentage of cache occupancy +system.cpu0.dcache.occ_percent::total 0.999994 # Average percentage of cache occupancy +system.cpu0.dcache.ReadReq_hits::cpu0.data 6995578 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::cpu1.data 6184445 # number of ReadReq hits +system.cpu0.dcache.ReadReq_hits::total 13180023 # number of ReadReq hits +system.cpu0.dcache.WriteReq_hits::cpu0.data 5776851 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::cpu1.data 4185214 # number of WriteReq hits +system.cpu0.dcache.WriteReq_hits::total 9962065 # number of WriteReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 139290 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 96746 # number of LoadLockedReq hits +system.cpu0.dcache.LoadLockedReq_hits::total 236036 # number of LoadLockedReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu0.data 145936 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::cpu1.data 101282 # number of StoreCondReq hits +system.cpu0.dcache.StoreCondReq_hits::total 247218 # number of StoreCondReq hits +system.cpu0.dcache.demand_hits::cpu0.data 12772429 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::cpu1.data 10369659 # number of demand (read+write) hits +system.cpu0.dcache.demand_hits::total 23142088 # number of demand (read+write) hits +system.cpu0.dcache.overall_hits::cpu0.data 12772429 # number of overall hits +system.cpu0.dcache.overall_hits::cpu1.data 10369659 # number of overall hits +system.cpu0.dcache.overall_hits::total 23142088 # number of overall hits +system.cpu0.dcache.ReadReq_misses::cpu0.data 196129 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::cpu1.data 169323 # number of ReadReq misses +system.cpu0.dcache.ReadReq_misses::total 365452 # number of ReadReq misses +system.cpu0.dcache.WriteReq_misses::cpu0.data 161355 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::cpu1.data 88800 # number of WriteReq misses +system.cpu0.dcache.WriteReq_misses::total 250155 # number of WriteReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 6647 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 4536 # number of LoadLockedReq misses +system.cpu0.dcache.LoadLockedReq_misses::total 11183 # number of LoadLockedReq misses +system.cpu0.dcache.demand_misses::cpu0.data 357484 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::cpu1.data 258123 # number of demand (read+write) misses +system.cpu0.dcache.demand_misses::total 615607 # number of demand (read+write) misses +system.cpu0.dcache.overall_misses::cpu0.data 357484 # number of overall misses +system.cpu0.dcache.overall_misses::cpu1.data 258123 # number of overall misses +system.cpu0.dcache.overall_misses::total 615607 # number of overall misses +system.cpu0.dcache.ReadReq_accesses::cpu0.data 7191707 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::cpu1.data 6353768 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.ReadReq_accesses::total 13545475 # number of ReadReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu0.data 5938206 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::cpu1.data 4274014 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.WriteReq_accesses::total 10212220 # number of WriteReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 145937 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 101282 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.LoadLockedReq_accesses::total 247219 # number of LoadLockedReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 145936 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 101282 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.StoreCondReq_accesses::total 247218 # number of StoreCondReq accesses(hits+misses) +system.cpu0.dcache.demand_accesses::cpu0.data 13129913 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::cpu1.data 10627782 # number of demand (read+write) accesses +system.cpu0.dcache.demand_accesses::total 23757695 # number of demand (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu0.data 13129913 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::cpu1.data 10627782 # number of overall (read+write) accesses +system.cpu0.dcache.overall_accesses::total 23757695 # number of overall (read+write) accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.027272 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.026649 # miss rate for ReadReq accesses +system.cpu0.dcache.ReadReq_miss_rate::total 0.026980 # miss rate for ReadReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.027172 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.020777 # miss rate for WriteReq accesses +system.cpu0.dcache.WriteReq_miss_rate::total 0.024496 # miss rate for WriteReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.045547 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.044786 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.045235 # miss rate for LoadLockedReq accesses +system.cpu0.dcache.demand_miss_rate::cpu0.data 0.027227 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::cpu1.data 0.024288 # miss rate for demand accesses +system.cpu0.dcache.demand_miss_rate::total 0.025912 # miss rate for demand accesses +system.cpu0.dcache.overall_miss_rate::cpu0.data 0.027227 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::cpu1.data 0.024288 # miss rate for overall accesses +system.cpu0.dcache.overall_miss_rate::total 0.025912 # miss rate for overall accesses +system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.cpu0.dcache.fast_writes 0 # number of fast writes performed +system.cpu0.dcache.cache_copies 0 # number of cache copies performed +system.cpu0.dcache.writebacks::writebacks 592682 # number of writebacks +system.cpu0.dcache.writebacks::total 592682 # number of writebacks +system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate +system.cpu1.dtb.inst_hits 0 # ITB inst hits +system.cpu1.dtb.inst_misses 0 # ITB inst misses +system.cpu1.dtb.read_hits 7038607 # DTB read hits +system.cpu1.dtb.read_misses 4222 # DTB read misses +system.cpu1.dtb.write_hits 4778914 # DTB write hits +system.cpu1.dtb.write_misses 1250 # DTB write misses +system.cpu1.dtb.flush_tlb 1166 # Number of times complete TLB was flushed +system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu1.dtb.flush_tlb_mva_asid 687 # Number of times TLB was flushed by MVA & ASID +system.cpu1.dtb.flush_tlb_asid 31 # Number of times TLB was flushed by ASID +system.cpu1.dtb.flush_entries 2949 # Number of entries that have been flushed from TLB +system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions +system.cpu1.dtb.prefetch_faults 80 # Number of TLB faults due to prefetch +system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu1.dtb.perms_faults 212 # Number of TLB faults due to permissions restrictions +system.cpu1.dtb.read_accesses 7042829 # DTB read accesses +system.cpu1.dtb.write_accesses 4780164 # DTB write accesses +system.cpu1.dtb.inst_accesses 0 # ITB inst accesses +system.cpu1.dtb.hits 11817521 # DTB hits +system.cpu1.dtb.misses 5472 # DTB misses +system.cpu1.dtb.accesses 11822993 # DTB accesses +system.cpu1.itb.inst_hits 28886893 # ITB inst hits +system.cpu1.itb.inst_misses 2463 # ITB inst misses +system.cpu1.itb.read_hits 0 # DTB read hits +system.cpu1.itb.read_misses 0 # DTB read misses +system.cpu1.itb.write_hits 0 # DTB write hits +system.cpu1.itb.write_misses 0 # DTB write misses +system.cpu1.itb.flush_tlb 1166 # Number of times complete TLB was flushed +system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA +system.cpu1.itb.flush_tlb_mva_asid 687 # Number of times TLB was flushed by MVA & ASID +system.cpu1.itb.flush_tlb_asid 31 # Number of times TLB was flushed by ASID +system.cpu1.itb.flush_entries 1597 # Number of entries that have been flushed from TLB +system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions +system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch +system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions +system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions +system.cpu1.itb.read_accesses 0 # DTB read accesses +system.cpu1.itb.write_accesses 0 # DTB write accesses +system.cpu1.itb.inst_accesses 28889356 # ITB inst accesses +system.cpu1.itb.hits 28886893 # DTB hits +system.cpu1.itb.misses 2463 # DTB misses +system.cpu1.itb.accesses 28889356 # DTB accesses +system.cpu1.numCycles 4279954910 # number of cpu cycles simulated +system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started +system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed +system.cpu1.committedInsts 28410551 # Number of instructions committed +system.cpu1.committedOps 35780260 # Number of ops (including micro ops) committed +system.cpu1.num_int_alu_accesses 31730145 # Number of integer alu accesses +system.cpu1.num_fp_alu_accesses 4905 # Number of float alu accesses +system.cpu1.num_func_calls 928836 # number of times a function call or return occured +system.cpu1.num_conditional_control_insts 3656569 # number of instructions that are conditional controls +system.cpu1.num_int_insts 31730145 # number of integer instructions +system.cpu1.num_fp_insts 4905 # number of float instructions +system.cpu1.num_int_register_reads 160620144 # number of times the integer registers were read +system.cpu1.num_int_register_writes 34566657 # number of times the integer registers were written +system.cpu1.num_fp_register_reads 3555 # number of times the floating registers were read +system.cpu1.num_fp_register_writes 1352 # number of times the floating registers were written +system.cpu1.num_mem_refs 12348598 # number of memory refs +system.cpu1.num_load_insts 7334875 # Number of load instructions +system.cpu1.num_store_insts 5013723 # Number of store instructions +system.cpu1.num_idle_cycles 8315278953.102118 # Number of idle cycles +system.cpu1.num_busy_cycles -4035324043.102118 # Number of busy cycles +system.cpu1.not_idle_fraction -0.942843 # Percentage of non-idle cycles +system.cpu1.idle_fraction 1.942843 # Percentage of idle cycles +system.cpu1.kern.inst.arm 0 # number of arm instructions executed +system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed +system.iocache.replacements 0 # number of replacements +system.iocache.tagsinuse 0 # Cycle average of tags in use +system.iocache.total_refs 0 # Total number of references to valid blocks. +system.iocache.sampled_refs 0 # Sample count of references to valid blocks. +system.iocache.avg_refs nan # Average number of references to valid blocks. +system.iocache.warmup_cycle 0 # Cycle when the warmup percentage was hit. +system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked +system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked +system.iocache.blocked::no_targets 0 # number of cycles access was blocked +system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked +system.iocache.fast_writes 0 # number of fast writes performed +system.iocache.cache_copies 0 # number of cache copies performed +system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate + +---------- End Simulation Statistics ---------- diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/system.terminal b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/system.terminal Binary files differnew file mode 100644 index 000000000..d321164ca --- /dev/null +++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview-switcheroo-atomic/system.terminal |