summaryrefslogtreecommitdiff
path: root/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/simout
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/simout')
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/simout16
1 files changed, 16 insertions, 0 deletions
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/simout b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/simout
new file mode 100644
index 000000000..86944f7db
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/simout
@@ -0,0 +1,16 @@
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled Oct 29 2014 15:46:15
+gem5 started Oct 29 2014 16:01:52
+gem5 executing on u200540-lin
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview64-simple-timing -re /work/gem5.latest/tests/run.py build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview64-simple-timing
+Selected 64-bit ARM architecture, updating default disk image...
+Global frequency set at 1000000000000 ticks per second
+info: kernel located at: /projects/pd/randd/dist/binaries/vmlinux.aarch64.20140821
+ 0: system.cpu.isa: ISA system set to: 0x500ab00 0x500ab00
+info: Using bootloader at address 0x10
+info: Using kernel entry physical address at 0x80080000
+info: Loading DTB file: /projects/pd/randd/dist/binaries/vexpress.aarch64.20140821.dtb at address 0x88000000
+info: Entering event queue @ 0. Starting simulation...
+Exiting @ tick 51781056074000 because m5_exit instruction encountered