summaryrefslogtreecommitdiff
path: root/tests/quick/fs
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/fs')
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/config.ini1513
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/simerr10
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/simout17
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/stats.txt1450
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/config.ini1156
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/simerr10
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/simout16
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/stats.txt721
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/config.ini1569
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/simerr11
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/simout17
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/stats.txt2933
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/config.ini1216
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/simerr11
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/simout16
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/stats.txt1415
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/config.ini1305
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/simerr570
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/simout11
-rw-r--r--tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/stats.txt996
20 files changed, 14963 insertions, 0 deletions
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/config.ini b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/config.ini
new file mode 100644
index 000000000..14e332c86
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/config.ini
@@ -0,0 +1,1513 @@
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=true
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=LinuxArmSystem
+children=bridge cf0 clk_domain cpu0 cpu1 cpu_clk_domain dvfs_handler intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver voltage_domain
+atags_addr=134217728
+boot_loader=/projects/pd/randd/dist/binaries/boot_emm.arm64
+boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=256MB root=/dev/sda1
+boot_release_addr=65528
+cache_line_size=64
+clk_domain=system.clk_domain
+dtb_filename=/projects/pd/randd/dist/binaries/vexpress.aarch64.20140821.dtb
+early_kernel_symbols=false
+enable_context_switch_stats_dump=false
+eventq_index=0
+flags_addr=469827632
+gic_cpu_addr=738205696
+have_generic_timer=false
+have_large_asid_64=false
+have_lpae=false
+have_security=false
+have_virtualization=false
+highest_el_is_64=false
+init_param=0
+kernel=/projects/pd/randd/dist/binaries/vmlinux.aarch64.20140821
+kernel_addr_check=true
+load_addr_mask=268435455
+load_offset=2147483648
+machine_type=VExpress_EMM64
+mem_mode=atomic
+mem_ranges=2147483648:2415919103
+memories=system.physmem system.realview.nvmem system.realview.vram
+multi_proc=true
+num_work_ids=16
+panic_on_oops=true
+panic_on_panic=true
+phys_addr_range_64=40
+readfile=/work/gem5.latest/tests/halt.sh
+reset_addr_64=0
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[1]
+
+[system.bridge]
+type=Bridge
+clk_domain=system.clk_domain
+delay=50000
+eventq_index=0
+ranges=788529152:805306367 721420288:725614591 805306368:1073741823 1073741824:1610612735 402653184:469762047 469762048:536870911
+req_size=16
+resp_size=16
+master=system.iobus.slave[0]
+slave=system.membus.master[0]
+
+[system.cf0]
+type=IdeDisk
+children=image
+delay=1000000
+driveID=master
+eventq_index=0
+image=system.cf0.image
+
+[system.cf0.image]
+type=CowDiskImage
+children=child
+child=system.cf0.image.child
+eventq_index=0
+image_file=
+read_only=false
+table_size=65536
+
+[system.cf0.image.child]
+type=RawDiskImage
+eventq_index=0
+image_file=/projects/pd/randd/dist/disks/linaro-minimal-aarch64.img
+read_only=true
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.cpu0]
+type=AtomicSimpleCPU
+children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer
+branchPred=Null
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu0.dstage2_mmu
+dtb=system.cpu0.dtb
+eventq_index=0
+fastmem=false
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu0.interrupts
+isa=system.cpu0.isa
+istage2_mmu=system.cpu0.istage2_mmu
+itb=system.cpu0.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+simulate_data_stalls=false
+simulate_inst_stalls=false
+socket_id=0
+switched_out=false
+system=system
+tracer=system.cpu0.tracer
+width=1
+workload=
+dcache_port=system.cpu0.dcache.cpu_side
+icache_port=system.cpu0.icache.cpu_side
+
+[system.cpu0.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=6
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu0.dcache.tags
+tgts_per_mshr=8
+two_queue=false
+write_buffers=16
+cpu_side=system.cpu0.dcache_port
+mem_side=system.cpu0.toL2Bus.slave[1]
+
+[system.cpu0.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu0.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu0.dstage2_mmu.stage2_tlb
+tlb=system.cpu0.dtb
+
+[system.cpu0.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu0.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu0.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu0.toL2Bus.slave[5]
+
+[system.cpu0.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu0.dtb.walker
+
+[system.cpu0.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu0.toL2Bus.slave[3]
+
+[system.cpu0.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=1
+is_top_level=true
+max_miss_count=0
+mshrs=2
+prefetch_on_access=false
+prefetcher=Null
+response_latency=1
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu0.icache.tags
+tgts_per_mshr=8
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu0.icache_port
+mem_side=system.cpu0.toL2Bus.slave[0]
+
+[system.cpu0.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=1
+sequential_access=false
+size=32768
+
+[system.cpu0.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu0.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+pmu=Null
+system=system
+
+[system.cpu0.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu0.istage2_mmu.stage2_tlb
+tlb=system.cpu0.itb
+
+[system.cpu0.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu0.istage2_mmu.stage2_tlb.walker
+
+[system.cpu0.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu0.toL2Bus.slave[4]
+
+[system.cpu0.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu0.itb.walker
+
+[system.cpu0.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu0.toL2Bus.slave[2]
+
+[system.cpu0.l2cache]
+type=BaseCache
+children=prefetcher tags
+addr_ranges=0:18446744073709551615
+assoc=16
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=12
+is_top_level=false
+max_miss_count=0
+mshrs=16
+prefetch_on_access=true
+prefetcher=system.cpu0.l2cache.prefetcher
+response_latency=12
+sequential_access=false
+size=1048576
+system=system
+tags=system.cpu0.l2cache.tags
+tgts_per_mshr=8
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu0.toL2Bus.master[0]
+mem_side=system.toL2Bus.slave[0]
+
+[system.cpu0.l2cache.prefetcher]
+type=StridePrefetcher
+clk_domain=system.cpu_clk_domain
+cross_pages=false
+data_accesses_only=false
+degree=8
+eventq_index=0
+inst_tagged=true
+latency=1
+on_miss_only=false
+on_prefetch=true
+on_read_only=false
+serial_squash=false
+size=100
+sys=system
+use_master_id=true
+
+[system.cpu0.l2cache.tags]
+type=RandomRepl
+assoc=16
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=12
+sequential_access=false
+size=1048576
+
+[system.cpu0.toL2Bus]
+type=CoherentXBar
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+snoop_filter=Null
+system=system
+use_default_range=false
+width=32
+master=system.cpu0.l2cache.cpu_side
+slave=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu0.itb.walker.port system.cpu0.dtb.walker.port system.cpu0.istage2_mmu.stage2_tlb.walker.port system.cpu0.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu0.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu1]
+type=AtomicSimpleCPU
+children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer
+branchPred=Null
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu1.dstage2_mmu
+dtb=system.cpu1.dtb
+eventq_index=0
+fastmem=false
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu1.interrupts
+isa=system.cpu1.isa
+istage2_mmu=system.cpu1.istage2_mmu
+itb=system.cpu1.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+simulate_data_stalls=false
+simulate_inst_stalls=false
+socket_id=0
+switched_out=false
+system=system
+tracer=system.cpu1.tracer
+width=1
+workload=
+dcache_port=system.cpu1.dcache.cpu_side
+icache_port=system.cpu1.icache.cpu_side
+
+[system.cpu1.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=6
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu1.dcache.tags
+tgts_per_mshr=8
+two_queue=false
+write_buffers=16
+cpu_side=system.cpu1.dcache_port
+mem_side=system.cpu1.toL2Bus.slave[1]
+
+[system.cpu1.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu1.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu1.dstage2_mmu.stage2_tlb
+tlb=system.cpu1.dtb
+
+[system.cpu1.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu1.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu1.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu1.toL2Bus.slave[5]
+
+[system.cpu1.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu1.dtb.walker
+
+[system.cpu1.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu1.toL2Bus.slave[3]
+
+[system.cpu1.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=1
+is_top_level=true
+max_miss_count=0
+mshrs=2
+prefetch_on_access=false
+prefetcher=Null
+response_latency=1
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu1.icache.tags
+tgts_per_mshr=8
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu1.icache_port
+mem_side=system.cpu1.toL2Bus.slave[0]
+
+[system.cpu1.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=1
+sequential_access=false
+size=32768
+
+[system.cpu1.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu1.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+pmu=Null
+system=system
+
+[system.cpu1.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu1.istage2_mmu.stage2_tlb
+tlb=system.cpu1.itb
+
+[system.cpu1.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu1.istage2_mmu.stage2_tlb.walker
+
+[system.cpu1.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu1.toL2Bus.slave[4]
+
+[system.cpu1.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu1.itb.walker
+
+[system.cpu1.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu1.toL2Bus.slave[2]
+
+[system.cpu1.l2cache]
+type=BaseCache
+children=prefetcher tags
+addr_ranges=0:18446744073709551615
+assoc=16
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=12
+is_top_level=false
+max_miss_count=0
+mshrs=16
+prefetch_on_access=true
+prefetcher=system.cpu1.l2cache.prefetcher
+response_latency=12
+sequential_access=false
+size=1048576
+system=system
+tags=system.cpu1.l2cache.tags
+tgts_per_mshr=8
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu1.toL2Bus.master[0]
+mem_side=system.toL2Bus.slave[1]
+
+[system.cpu1.l2cache.prefetcher]
+type=StridePrefetcher
+clk_domain=system.cpu_clk_domain
+cross_pages=false
+data_accesses_only=false
+degree=8
+eventq_index=0
+inst_tagged=true
+latency=1
+on_miss_only=false
+on_prefetch=true
+on_read_only=false
+serial_squash=false
+size=100
+sys=system
+use_master_id=true
+
+[system.cpu1.l2cache.tags]
+type=RandomRepl
+assoc=16
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=12
+sequential_access=false
+size=1048576
+
+[system.cpu1.toL2Bus]
+type=CoherentXBar
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+snoop_filter=Null
+system=system
+use_default_range=false
+width=32
+master=system.cpu1.l2cache.cpu_side
+slave=system.cpu1.icache.mem_side system.cpu1.dcache.mem_side system.cpu1.itb.walker.port system.cpu1.dtb.walker.port system.cpu1.istage2_mmu.stage2_tlb.walker.port system.cpu1.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu1.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=system.clk_domain
+transition_latency=100000000
+
+[system.intrctrl]
+type=IntrControl
+eventq_index=0
+sys=system
+
+[system.iobus]
+type=NoncoherentXBar
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+use_default_range=true
+width=8
+default=system.realview.pciconfig.pio
+master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.hdlcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.rtc.pio system.realview.vram.port system.realview.l2x0_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.aaci_fake.pio system.realview.lan_fake.pio system.realview.usb_fake.pio system.realview.mmc_fake.pio system.realview.energy_ctrl.pio system.realview.ide.pio system.realview.ide.config system.realview.ethernet.pio system.realview.ethernet.config system.iocache.cpu_side
+slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma system.realview.ide.dma system.realview.ethernet.dma
+
+[system.iocache]
+type=BaseCache
+children=tags
+addr_ranges=2147483648:2415919103
+assoc=8
+clk_domain=system.clk_domain
+eventq_index=0
+forward_snoops=false
+hit_latency=50
+is_top_level=true
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=50
+sequential_access=false
+size=1024
+system=system
+tags=system.iocache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.iobus.master[27]
+mem_side=system.membus.slave[3]
+
+[system.iocache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+hit_latency=50
+sequential_access=false
+size=1024
+
+[system.l2c]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=4194304
+system=system
+tags=system.l2c.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.toL2Bus.master[0]
+mem_side=system.membus.slave[2]
+
+[system.l2c.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=4194304
+
+[system.membus]
+type=CoherentXBar
+children=badaddr_responder
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+snoop_filter=Null
+system=system
+use_default_range=false
+width=8
+default=system.membus.badaddr_responder.pio
+master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.local_cpu_timer.pio system.realview.vgic.pio system.physmem.port
+slave=system.realview.hdlcd.dma system.system_port system.l2c.mem_side system.iocache.mem_side
+
+[system.membus.badaddr_responder]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=0
+pio_latency=100000
+pio_size=8
+ret_bad_addr=true
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=warn
+pio=system.membus.default
+
+[system.physmem]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=true
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=2147483648:2415919103
+port=system.membus.master[5]
+
+[system.realview]
+type=RealView
+children=aaci_fake cf_ctrl clcd energy_ctrl ethernet generic_timer gic hdlcd ide kmi0 kmi1 l2x0_fake lan_fake local_cpu_timer mmc_fake nvmem pciconfig realview_io rtc sp810_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake usb_fake vgic vram watchdog_fake
+eventq_index=0
+intrctrl=system.intrctrl
+pci_cfg_base=805306368
+pci_cfg_gen_offsets=true
+pci_io_base=788529152
+system=system
+
+[system.realview.aaci_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470024192
+pio_latency=100000
+system=system
+pio=system.iobus.master[18]
+
+[system.realview.cf_ctrl]
+type=IdeController
+BAR0=471465984
+BAR0LegacyIO=true
+BAR0Size=256
+BAR1=471466240
+BAR1LegacyIO=true
+BAR1Size=4096
+BAR2=1
+BAR2LegacyIO=false
+BAR2Size=8
+BAR3=1
+BAR3LegacyIO=false
+BAR3Size=4
+BAR4=1
+BAR4LegacyIO=false
+BAR4Size=16
+BAR5=1
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=1
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=31
+InterruptPin=1
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=133
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+ctrl_offset=2
+disks=
+eventq_index=0
+io_shift=2
+pci_bus=2
+pci_dev=0
+pci_func=0
+pio_latency=30000
+platform=system.realview
+system=system
+config=system.iobus.master[9]
+dma=system.iobus.slave[2]
+pio=system.iobus.master[8]
+
+[system.realview.clcd]
+type=Pl111
+amba_id=1315089
+clk_domain=system.clk_domain
+enable_capture=true
+eventq_index=0
+gic=system.realview.gic
+int_num=46
+pio_addr=471793664
+pio_latency=10000
+pixel_clock=41667
+system=system
+vnc=system.vncserver
+dma=system.iobus.slave[1]
+pio=system.iobus.master[4]
+
+[system.realview.energy_ctrl]
+type=EnergyCtrl
+clk_domain=system.clk_domain
+dvfs_handler=system.dvfs_handler
+eventq_index=0
+pio_addr=470286336
+pio_latency=100000
+system=system
+pio=system.iobus.master[22]
+
+[system.realview.ethernet]
+type=IGbE
+BAR0=0
+BAR0LegacyIO=false
+BAR0Size=131072
+BAR1=0
+BAR1LegacyIO=false
+BAR1Size=0
+BAR2=0
+BAR2LegacyIO=false
+BAR2Size=0
+BAR3=0
+BAR3LegacyIO=false
+BAR3Size=0
+BAR4=0
+BAR4LegacyIO=false
+BAR4Size=0
+BAR5=0
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=2
+Command=0
+DeviceID=4213
+ExpansionROM=0
+HeaderType=0
+InterruptLine=1
+InterruptPin=1
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=255
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=0
+Revision=0
+Status=0
+SubClassCode=0
+SubsystemID=4104
+SubsystemVendorID=32902
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+eventq_index=0
+fetch_comp_delay=10000
+fetch_delay=10000
+hardware_address=00:90:00:00:00:01
+pci_bus=0
+pci_dev=0
+pci_func=0
+phy_epid=896
+phy_pid=680
+pio_latency=30000
+platform=system.realview
+rx_desc_cache_size=64
+rx_fifo_size=393216
+rx_write_delay=0
+system=system
+tx_desc_cache_size=64
+tx_fifo_size=393216
+tx_read_delay=0
+wb_comp_delay=10000
+wb_delay=10000
+config=system.iobus.master[26]
+dma=system.iobus.slave[4]
+pio=system.iobus.master[25]
+
+[system.realview.generic_timer]
+type=GenericTimer
+eventq_index=0
+gic=system.realview.gic
+int_num=29
+system=system
+
+[system.realview.gic]
+type=Pl390
+clk_domain=system.clk_domain
+cpu_addr=738205696
+cpu_pio_delay=10000
+dist_addr=738201600
+dist_pio_delay=10000
+eventq_index=0
+int_latency=10000
+it_lines=128
+msix_addr=0
+platform=system.realview
+system=system
+pio=system.membus.master[2]
+
+[system.realview.hdlcd]
+type=HDLcd
+amba_id=1314816
+clk_domain=system.clk_domain
+enable_capture=true
+eventq_index=0
+gic=system.realview.gic
+int_num=117
+pio_addr=721420288
+pio_latency=10000
+pixel_clock=7299
+system=system
+vnc=system.vncserver
+dma=system.membus.slave[0]
+pio=system.iobus.master[5]
+
+[system.realview.ide]
+type=IdeController
+BAR0=1
+BAR0LegacyIO=false
+BAR0Size=8
+BAR1=1
+BAR1LegacyIO=false
+BAR1Size=4
+BAR2=1
+BAR2LegacyIO=false
+BAR2Size=8
+BAR3=1
+BAR3LegacyIO=false
+BAR3Size=4
+BAR4=1
+BAR4LegacyIO=false
+BAR4Size=16
+BAR5=1
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=0
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=2
+InterruptPin=2
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=133
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+ctrl_offset=0
+disks=system.cf0
+eventq_index=0
+io_shift=0
+pci_bus=0
+pci_dev=1
+pci_func=0
+pio_latency=30000
+platform=system.realview
+system=system
+config=system.iobus.master[24]
+dma=system.iobus.slave[3]
+pio=system.iobus.master[23]
+
+[system.realview.kmi0]
+type=Pl050
+amba_id=1314896
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=1000000
+int_num=44
+is_mouse=false
+pio_addr=470155264
+pio_latency=100000
+system=system
+vnc=system.vncserver
+pio=system.iobus.master[6]
+
+[system.realview.kmi1]
+type=Pl050
+amba_id=1314896
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=1000000
+int_num=45
+is_mouse=true
+pio_addr=470220800
+pio_latency=100000
+system=system
+vnc=system.vncserver
+pio=system.iobus.master[7]
+
+[system.realview.l2x0_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=739246080
+pio_latency=100000
+pio_size=4095
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[12]
+
+[system.realview.lan_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=436207616
+pio_latency=100000
+pio_size=65535
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[19]
+
+[system.realview.local_cpu_timer]
+type=CpuLocalTimer
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_num_timer=29
+int_num_watchdog=30
+pio_addr=738721792
+pio_latency=100000
+system=system
+pio=system.membus.master[3]
+
+[system.realview.mmc_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470089728
+pio_latency=100000
+system=system
+pio=system.iobus.master[21]
+
+[system.realview.nvmem]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=true
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=0:67108863
+port=system.membus.master[1]
+
+[system.realview.pciconfig]
+type=PciConfigAll
+bus=0
+clk_domain=system.clk_domain
+eventq_index=0
+pio_addr=0
+pio_latency=30000
+platform=system.realview
+size=268435456
+system=system
+pio=system.iobus.default
+
+[system.realview.realview_io]
+type=RealViewCtrl
+clk_domain=system.clk_domain
+eventq_index=0
+idreg=35979264
+pio_addr=469827584
+pio_latency=100000
+proc_id0=335544320
+proc_id1=335544320
+system=system
+pio=system.iobus.master[1]
+
+[system.realview.rtc]
+type=PL031
+amba_id=3412017
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=100000
+int_num=36
+pio_addr=471269376
+pio_latency=100000
+system=system
+time=Thu Jan 1 00:00:00 2009
+pio=system.iobus.master[10]
+
+[system.realview.sp810_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=true
+pio_addr=469893120
+pio_latency=100000
+system=system
+pio=system.iobus.master[16]
+
+[system.realview.timer0]
+type=Sp804
+amba_id=1316868
+clk_domain=system.clk_domain
+clock0=1000000
+clock1=1000000
+eventq_index=0
+gic=system.realview.gic
+int_num0=34
+int_num1=34
+pio_addr=470876160
+pio_latency=100000
+system=system
+pio=system.iobus.master[2]
+
+[system.realview.timer1]
+type=Sp804
+amba_id=1316868
+clk_domain=system.clk_domain
+clock0=1000000
+clock1=1000000
+eventq_index=0
+gic=system.realview.gic
+int_num0=35
+int_num1=35
+pio_addr=470941696
+pio_latency=100000
+system=system
+pio=system.iobus.master[3]
+
+[system.realview.uart]
+type=Pl011
+clk_domain=system.clk_domain
+end_on_eot=false
+eventq_index=0
+gic=system.realview.gic
+int_delay=100000
+int_num=37
+pio_addr=470351872
+pio_latency=100000
+platform=system.realview
+system=system
+terminal=system.terminal
+pio=system.iobus.master[0]
+
+[system.realview.uart1_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470417408
+pio_latency=100000
+system=system
+pio=system.iobus.master[13]
+
+[system.realview.uart2_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470482944
+pio_latency=100000
+system=system
+pio=system.iobus.master[14]
+
+[system.realview.uart3_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470548480
+pio_latency=100000
+system=system
+pio=system.iobus.master[15]
+
+[system.realview.usb_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=452984832
+pio_latency=100000
+pio_size=131071
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[20]
+
+[system.realview.vgic]
+type=VGic
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+hv_addr=738213888
+pio_delay=10000
+platform=system.realview
+ppint=25
+system=system
+vcpu_addr=738222080
+pio=system.membus.master[4]
+
+[system.realview.vram]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=false
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=402653184:436207615
+port=system.iobus.master[11]
+
+[system.realview.watchdog_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470745088
+pio_latency=100000
+system=system
+pio=system.iobus.master[17]
+
+[system.terminal]
+type=Terminal
+eventq_index=0
+intr_control=system.intrctrl
+number=0
+output=true
+port=3456
+
+[system.toL2Bus]
+type=CoherentXBar
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+snoop_filter=Null
+system=system
+use_default_range=false
+width=8
+master=system.l2c.cpu_side
+slave=system.cpu0.l2cache.mem_side system.cpu1.l2cache.mem_side
+
+[system.vncserver]
+type=VncServer
+eventq_index=0
+frame_capture=false
+number=0
+port=5900
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/simerr b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/simerr
new file mode 100644
index 000000000..0a1da41f0
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/simerr
@@ -0,0 +1,10 @@
+warn: Highest ARM exception-level set to AArch32 but bootloader is for AArch64. Assuming you wanted these to match.
+warn: Sockets disabled, not accepting vnc client connections
+warn: Sockets disabled, not accepting terminal connections
+warn: Sockets disabled, not accepting gdb connections
+warn: Existing EnergyCtrl, but no enabled DVFSHandler found.
+warn: SCReg: Writing 0 to dcc0:site0:pos0:fn7:dev0
+warn: Tried to read RealView I/O at offset 0x60 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x48 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x8 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x48 that doesn't exist
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/simout b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/simout
new file mode 100644
index 000000000..03afdc9d6
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/simout
@@ -0,0 +1,17 @@
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled Oct 29 2014 15:46:15
+gem5 started Oct 29 2014 16:01:47
+gem5 executing on u200540-lin
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview64-simple-atomic-dual -re /work/gem5.latest/tests/run.py build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview64-simple-atomic-dual
+Selected 64-bit ARM architecture, updating default disk image...
+Global frequency set at 1000000000000 ticks per second
+info: kernel located at: /projects/pd/randd/dist/binaries/vmlinux.aarch64.20140821
+ 0: system.cpu0.isa: ISA system set to: 0x52fab00 0x52fab00
+ 0: system.cpu1.isa: ISA system set to: 0x52fab00 0x52fab00
+info: Using bootloader at address 0x10
+info: Using kernel entry physical address at 0x80080000
+info: Loading DTB file: /projects/pd/randd/dist/binaries/vexpress.aarch64.20140821.dtb at address 0x88000000
+info: Entering event queue @ 0. Starting simulation...
+Exiting @ tick 47256535568000 because m5_exit instruction encountered
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/stats.txt
new file mode 100644
index 000000000..27931ceba
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic-dual/stats.txt
@@ -0,0 +1,1450 @@
+
+---------- Begin Simulation Statistics ----------
+sim_seconds 47.256536 # Number of seconds simulated
+sim_ticks 47256535568000 # Number of ticks simulated
+final_tick 47256535568000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_freq 1000000000000 # Frequency of simulated ticks
+host_inst_rate 1272324 # Simulator instruction rate (inst/s)
+host_op_rate 1496823 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 61628014219 # Simulator tick rate (ticks/s)
+host_mem_usage 661604 # Number of bytes of host memory used
+host_seconds 766.80 # Real time elapsed on the host
+sim_insts 975621413 # Number of instructions simulated
+sim_ops 1147767763 # Number of ops (including micro ops) simulated
+system.voltage_domain.voltage 1 # Voltage in Volts
+system.clk_domain.clock 1000 # Clock period in ticks
+system.physmem.bytes_read::realview.ide 442560 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.dtb.walker 277248 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker 420864 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst 3534260 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data 43570904 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker 363264 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.itb.walker 549184 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst 2429256 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data 46602048 # Number of bytes read from this memory
+system.physmem.bytes_read::total 98189588 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst 3534260 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst 2429256 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 5963516 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 63972864 # Number of bytes written to this memory
+system.physmem.bytes_written::realview.ide 6830592 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu0.data 69325260 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu1.data 32048196 # Number of bytes written to this memory
+system.physmem.bytes_written::total 172176912 # Number of bytes written to this memory
+system.physmem.num_reads::realview.ide 6915 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.dtb.walker 4332 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker 6576 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst 95630 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data 680817 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker 5676 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.itb.walker 8581 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst 38064 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data 728175 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1574766 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 999576 # Number of write requests responded to by this memory
+system.physmem.num_writes::realview.ide 106728 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu0.data 1085484 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu1.data 500754 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 2692542 # Number of write requests responded to by this memory
+system.physmem.bw_read::realview.ide 9365 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.dtb.walker 5867 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker 8906 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst 74789 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data 922008 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker 7687 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.itb.walker 11621 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst 51406 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data 986150 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 2077799 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst 74789 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst 51406 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 126195 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 1353736 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::realview.ide 144543 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data 1466998 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu1.data 678175 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 3643452 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 1353736 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide 153908 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker 5867 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker 8906 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst 74789 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data 2389006 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker 7687 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.itb.walker 11621 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst 51406 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data 1664325 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 5721251 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bytes_read::cpu0.inst 96 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::cpu1.inst 64 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::cpu1.data 8 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::total 204 # Number of bytes read from this memory
+system.realview.nvmem.bytes_inst_read::cpu0.inst 96 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::cpu1.inst 64 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::total 160 # Number of instructions bytes read from this memory
+system.realview.nvmem.num_reads::cpu0.inst 24 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::cpu1.inst 16 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::cpu1.data 1 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::total 46 # Number of read requests responded to by this memory
+system.realview.nvmem.bw_read::cpu0.inst 2 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu1.inst 1 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu1.data 0 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::total 4 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu0.inst 2 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu1.inst 1 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::total 3 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu0.inst 2 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu1.inst 1 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu1.data 0 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::total 4 # Total bandwidth to/from this memory (bytes/s)
+system.membus.trans_dist::ReadReq 626516 # Transaction distribution
+system.membus.trans_dist::ReadResp 626516 # Transaction distribution
+system.membus.trans_dist::WriteReq 38984 # Transaction distribution
+system.membus.trans_dist::WriteResp 38984 # Transaction distribution
+system.membus.trans_dist::Writeback 999576 # Transaction distribution
+system.membus.trans_dist::WriteInvalidateReq 1690363 # Transaction distribution
+system.membus.trans_dist::WriteInvalidateResp 1690363 # Transaction distribution
+system.membus.trans_dist::UpgradeReq 306222 # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq 316965 # Transaction distribution
+system.membus.trans_dist::UpgradeResp 140146 # Transaction distribution
+system.membus.trans_dist::ReadExReq 1165491 # Transaction distribution
+system.membus.trans_dist::ReadExResp 989253 # Transaction distribution
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122908 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 92 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 27744 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 8247325 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total 8398069 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 231310 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total 231310 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 8629379 # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 156015 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 204 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 55488 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 263093540 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total 263305247 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7401728 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total 7401728 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total 270706975 # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops 0 # Total snoops (count)
+system.membus.snoop_fanout::samples 5022881 # Request fanout histogram
+system.membus.snoop_fanout::mean 1 # Request fanout histogram
+system.membus.snoop_fanout::stdev 0 # Request fanout histogram
+system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
+system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
+system.membus.snoop_fanout::1 5022881 100.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::min_value 1 # Request fanout histogram
+system.membus.snoop_fanout::max_value 1 # Request fanout histogram
+system.membus.snoop_fanout::total 5022881 # Request fanout histogram
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.l2c.tags.replacements 1283901 # number of replacements
+system.l2c.tags.tagsinuse 62124.562993 # Cycle average of tags in use
+system.l2c.tags.total_refs 3275357 # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs 1342128 # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs 2.440421 # Average number of references to valid blocks.
+system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.l2c.tags.occ_blocks::writebacks 34388.760809 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker 79.804579 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker 112.289142 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst 3576.253573 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data 7600.803334 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker 295.890565 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.itb.walker 418.894238 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst 2948.167503 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data 12703.699250 # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks 0.524731 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker 0.001218 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker 0.001713 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst 0.054569 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data 0.115979 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker 0.004515 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.itb.walker 0.006392 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst 0.044985 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data 0.193843 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total 0.947946 # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1023 419 # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024 57808 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::0 2 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::1 13 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::2 14 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::3 33 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4 357 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1 363 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2 2958 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3 4258 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4 50148 # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1023 0.006393 # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024 0.882080 # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses 65498174 # Number of tag accesses
+system.l2c.tags.data_accesses 65498174 # Number of data accesses
+system.l2c.ReadReq_hits::cpu0.dtb.walker 5628 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.itb.walker 3525 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.inst 452773 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.data 684956 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.dtb.walker 4751 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.itb.walker 2824 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.inst 443971 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.data 629104 # number of ReadReq hits
+system.l2c.ReadReq_hits::total 2227532 # number of ReadReq hits
+system.l2c.Writeback_hits::writebacks 2009484 # number of Writeback hits
+system.l2c.Writeback_hits::total 2009484 # number of Writeback hits
+system.l2c.UpgradeReq_hits::cpu0.data 14899 # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data 10552 # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total 25451 # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data 1377 # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data 1186 # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total 2563 # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data 159390 # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data 142180 # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total 301570 # number of ReadExReq hits
+system.l2c.demand_hits::cpu0.dtb.walker 5628 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker 3525 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst 452773 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data 844346 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker 4751 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker 2824 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst 443971 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data 771284 # number of demand (read+write) hits
+system.l2c.demand_hits::total 2529102 # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker 5628 # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker 3525 # number of overall hits
+system.l2c.overall_hits::cpu0.inst 452773 # number of overall hits
+system.l2c.overall_hits::cpu0.data 844346 # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker 4751 # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker 2824 # number of overall hits
+system.l2c.overall_hits::cpu1.inst 443971 # number of overall hits
+system.l2c.overall_hits::cpu1.data 771284 # number of overall hits
+system.l2c.overall_hits::total 2529102 # number of overall hits
+system.l2c.ReadReq_misses::cpu0.dtb.walker 4332 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.itb.walker 6576 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.inst 52529 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.data 192774 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.dtb.walker 5676 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.itb.walker 8581 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.inst 37950 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.data 226922 # number of ReadReq misses
+system.l2c.ReadReq_misses::total 535340 # number of ReadReq misses
+system.l2c.UpgradeReq_misses::cpu0.data 55008 # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data 52026 # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total 107034 # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data 8101 # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data 7689 # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total 15790 # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data 497215 # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data 509357 # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total 1006572 # number of ReadExReq misses
+system.l2c.demand_misses::cpu0.dtb.walker 4332 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker 6576 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst 52529 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data 689989 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker 5676 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.itb.walker 8581 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst 37950 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data 736279 # number of demand (read+write) misses
+system.l2c.demand_misses::total 1541912 # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker 4332 # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker 6576 # number of overall misses
+system.l2c.overall_misses::cpu0.inst 52529 # number of overall misses
+system.l2c.overall_misses::cpu0.data 689989 # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker 5676 # number of overall misses
+system.l2c.overall_misses::cpu1.itb.walker 8581 # number of overall misses
+system.l2c.overall_misses::cpu1.inst 37950 # number of overall misses
+system.l2c.overall_misses::cpu1.data 736279 # number of overall misses
+system.l2c.overall_misses::total 1541912 # number of overall misses
+system.l2c.ReadReq_accesses::cpu0.dtb.walker 9960 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.itb.walker 10101 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.inst 505302 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.data 877730 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.dtb.walker 10427 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.itb.walker 11405 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.inst 481921 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.data 856026 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total 2762872 # number of ReadReq accesses(hits+misses)
+system.l2c.Writeback_accesses::writebacks 2009484 # number of Writeback accesses(hits+misses)
+system.l2c.Writeback_accesses::total 2009484 # number of Writeback accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data 69907 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data 62578 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total 132485 # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data 9478 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data 8875 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total 18353 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data 656605 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data 651537 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total 1308142 # number of ReadExReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker 9960 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker 10101 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst 505302 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data 1534335 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker 10427 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker 11405 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst 481921 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data 1507563 # number of demand (read+write) accesses
+system.l2c.demand_accesses::total 4071014 # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker 9960 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker 10101 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst 505302 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data 1534335 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker 10427 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker 11405 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst 481921 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data 1507563 # number of overall (read+write) accesses
+system.l2c.overall_accesses::total 4071014 # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.434940 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.651025 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.inst 0.103956 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.data 0.219628 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.544356 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.752389 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.inst 0.078747 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.data 0.265088 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total 0.193762 # miss rate for ReadReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data 0.786874 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data 0.831378 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total 0.807895 # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.854716 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.866366 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total 0.860350 # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data 0.757251 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data 0.781778 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total 0.769467 # miss rate for ReadExReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker 0.434940 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker 0.651025 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst 0.103956 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data 0.449699 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker 0.544356 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker 0.752389 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst 0.078747 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data 0.488390 # miss rate for demand accesses
+system.l2c.demand_miss_rate::total 0.378754 # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker 0.434940 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker 0.651025 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst 0.103956 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data 0.449699 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker 0.544356 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker 0.752389 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst 0.078747 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data 0.488390 # miss rate for overall accesses
+system.l2c.overall_miss_rate::total 0.378754 # miss rate for overall accesses
+system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
+system.l2c.blocked::no_targets 0 # number of cycles access was blocked
+system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.l2c.fast_writes 0 # number of fast writes performed
+system.l2c.cache_copies 0 # number of cache copies performed
+system.l2c.writebacks::writebacks 999576 # number of writebacks
+system.l2c.writebacks::total 999576 # number of writebacks
+system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
+system.realview.ethernet.txBytes 966 # Bytes Transmitted
+system.realview.ethernet.txPackets 3 # Number of Packets Transmitted
+system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device
+system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device
+system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device
+system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
+system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
+system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
+system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
+system.realview.ethernet.totBandwidth 164 # Total Bandwidth (bits/s)
+system.realview.ethernet.totPackets 3 # Total Packets
+system.realview.ethernet.totBytes 966 # Total Bytes
+system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s)
+system.realview.ethernet.txBandwidth 164 # Transmit Bandwidth (bits/s)
+system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s)
+system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU
+system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post
+system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR
+system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
+system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post
+system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
+system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
+system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post
+system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR
+system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
+system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post
+system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
+system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
+system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post
+system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR
+system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
+system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post
+system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
+system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
+system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post
+system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
+system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
+system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post
+system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
+system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post
+system.realview.ethernet.postedInterrupts 13 # number of posts to CPU
+system.realview.ethernet.droppedPackets 0 # number of packets dropped
+system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD).
+system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD).
+system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD).
+system.cf0.dma_write_full_pages 1667 # Number of full page size DMA writes.
+system.cf0.dma_write_bytes 6830592 # Number of bytes transfered via DMA writes.
+system.cf0.dma_write_txs 1670 # Number of DMA write transactions.
+system.toL2Bus.trans_dist::ReadReq 3538474 # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp 3538474 # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq 38984 # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp 38984 # Transaction distribution
+system.toL2Bus.trans_dist::Writeback 2009484 # Transaction distribution
+system.toL2Bus.trans_dist::WriteInvalidateReq 1583635 # Transaction distribution
+system.toL2Bus.trans_dist::WriteInvalidateResp 1583635 # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq 314351 # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq 319528 # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp 633879 # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq 1484380 # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp 1484380 # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 9022261 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 7545927 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total 16568188 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 295040248 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 251523687 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total 546563935 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops 117027 # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples 9283255 # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean 1.012458 # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev 0.110920 # Request fanout histogram
+system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1 9167600 98.75% 98.75% # Request fanout histogram
+system.toL2Bus.snoop_fanout::2 115655 1.25% 100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram
+system.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram
+system.toL2Bus.snoop_fanout::total 9283255 # Request fanout histogram
+system.iobus.trans_dist::ReadReq 40365 # Transaction distribution
+system.iobus.trans_dist::ReadResp 40365 # Transaction distribution
+system.iobus.trans_dist::WriteReq 136744 # Transaction distribution
+system.iobus.trans_dist::WriteResp 30016 # Transaction distribution
+system.iobus.trans_dist::WriteInvalidateResp 106728 # Transaction distribution
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47974 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29600 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total 122908 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231230 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total 231230 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total 354218 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47994 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17587 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::total 156015 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7338936 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total 7338936 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size::total 7497037 # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu0.dtb.inst_hits 0 # ITB inst hits
+system.cpu0.dtb.inst_misses 0 # ITB inst misses
+system.cpu0.dtb.read_hits 91995299 # DTB read hits
+system.cpu0.dtb.read_misses 88130 # DTB read misses
+system.cpu0.dtb.write_hits 85085254 # DTB write hits
+system.cpu0.dtb.write_misses 36248 # DTB write misses
+system.cpu0.dtb.flush_tlb 16 # Number of times complete TLB was flushed
+system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.dtb.flush_tlb_mva_asid 49413 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dtb.flush_tlb_asid 1118 # Number of times TLB was flushed by ASID
+system.cpu0.dtb.flush_entries 36322 # Number of entries that have been flushed from TLB
+system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.dtb.prefetch_faults 5755 # Number of TLB faults due to prefetch
+system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.dtb.perms_faults 10368 # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses 92083429 # DTB read accesses
+system.cpu0.dtb.write_accesses 85121502 # DTB write accesses
+system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu0.dtb.hits 177080553 # DTB hits
+system.cpu0.dtb.misses 124378 # DTB misses
+system.cpu0.dtb.accesses 177204931 # DTB accesses
+system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu0.itb.inst_hits 494454438 # ITB inst hits
+system.cpu0.itb.inst_misses 60733 # ITB inst misses
+system.cpu0.itb.read_hits 0 # DTB read hits
+system.cpu0.itb.read_misses 0 # DTB read misses
+system.cpu0.itb.write_hits 0 # DTB write hits
+system.cpu0.itb.write_misses 0 # DTB write misses
+system.cpu0.itb.flush_tlb 16 # Number of times complete TLB was flushed
+system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.itb.flush_tlb_mva_asid 49413 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.itb.flush_tlb_asid 1118 # Number of times TLB was flushed by ASID
+system.cpu0.itb.flush_entries 25125 # Number of entries that have been flushed from TLB
+system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu0.itb.read_accesses 0 # DTB read accesses
+system.cpu0.itb.write_accesses 0 # DTB write accesses
+system.cpu0.itb.inst_accesses 494515171 # ITB inst accesses
+system.cpu0.itb.hits 494454438 # DTB hits
+system.cpu0.itb.misses 60733 # DTB misses
+system.cpu0.itb.accesses 494515171 # DTB accesses
+system.cpu0.numCycles 94513084496 # number of cpu cycles simulated
+system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu0.committedInsts 494220811 # Number of instructions committed
+system.cpu0.committedOps 581241865 # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses 532688106 # Number of integer alu accesses
+system.cpu0.num_fp_alu_accesses 523244 # Number of float alu accesses
+system.cpu0.num_func_calls 28754565 # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts 75974563 # number of instructions that are conditional controls
+system.cpu0.num_int_insts 532688106 # number of integer instructions
+system.cpu0.num_fp_insts 523244 # number of float instructions
+system.cpu0.num_int_register_reads 780601008 # number of times the integer registers were read
+system.cpu0.num_int_register_writes 422746088 # number of times the integer registers were written
+system.cpu0.num_fp_register_reads 843511 # number of times the floating registers were read
+system.cpu0.num_fp_register_writes 445224 # number of times the floating registers were written
+system.cpu0.num_cc_register_reads 132982110 # number of times the CC registers were read
+system.cpu0.num_cc_register_writes 132652018 # number of times the CC registers were written
+system.cpu0.num_mem_refs 177182019 # number of memory refs
+system.cpu0.num_load_insts 92069289 # Number of load instructions
+system.cpu0.num_store_insts 85112730 # Number of store instructions
+system.cpu0.num_idle_cycles 93931506106.304367 # Number of idle cycles
+system.cpu0.num_busy_cycles 581578389.695634 # Number of busy cycles
+system.cpu0.not_idle_fraction 0.006153 # Percentage of non-idle cycles
+system.cpu0.idle_fraction 0.993847 # Percentage of idle cycles
+system.cpu0.Branches 110567100 # Number of branches fetched
+system.cpu0.op_class::No_OpClass 1 0.00% 0.00% # Class of executed instruction
+system.cpu0.op_class::IntAlu 403026584 69.30% 69.30% # Class of executed instruction
+system.cpu0.op_class::IntMult 1232662 0.21% 69.51% # Class of executed instruction
+system.cpu0.op_class::IntDiv 59598 0.01% 69.52% # Class of executed instruction
+system.cpu0.op_class::FloatAdd 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::FloatCmp 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::FloatCvt 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::FloatMult 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::FloatDiv 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::FloatSqrt 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdAdd 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdAddAcc 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdAlu 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdCmp 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdCvt 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdMisc 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdMult 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdMultAcc 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdShift 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdShiftAcc 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdSqrt 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAdd 8 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAlu 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCmp 13 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCvt 21 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdFloatDiv 0 0.00% 69.52% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc 73071 0.01% 69.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMult 0 0.00% 69.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 69.53% # Class of executed instruction
+system.cpu0.op_class::SimdFloatSqrt 0 0.00% 69.53% # Class of executed instruction
+system.cpu0.op_class::MemRead 92069289 15.83% 85.37% # Class of executed instruction
+system.cpu0.op_class::MemWrite 85112730 14.63% 100.00% # Class of executed instruction
+system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
+system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
+system.cpu0.op_class::total 581573977 # Class of executed instruction
+system.cpu0.kern.inst.arm 0 # number of arm instructions executed
+system.cpu0.kern.inst.quiesce 13359 # number of quiesce instructions executed
+system.cpu0.icache.tags.replacements 5478973 # number of replacements
+system.cpu0.icache.tags.tagsinuse 511.989014 # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs 489030308 # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs 5479485 # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs 89.247495 # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle 5759896500 # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.989014 # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst 0.999979 # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total 0.999979 # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0 186 # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1 255 # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2 71 # Occupied blocks per task id
+system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu0.icache.tags.tag_accesses 994499086 # Number of tag accesses
+system.cpu0.icache.tags.data_accesses 994499086 # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst 489030308 # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total 489030308 # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst 489030308 # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total 489030308 # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst 489030308 # number of overall hits
+system.cpu0.icache.overall_hits::total 489030308 # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst 5479490 # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total 5479490 # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst 5479490 # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total 5479490 # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst 5479490 # number of overall misses
+system.cpu0.icache.overall_misses::total 5479490 # number of overall misses
+system.cpu0.icache.ReadReq_accesses::cpu0.inst 494509798 # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total 494509798 # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst 494509798 # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total 494509798 # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst 494509798 # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total 494509798 # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.011081 # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total 0.011081 # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst 0.011081 # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total 0.011081 # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst 0.011081 # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total 0.011081 # miss rate for overall accesses
+system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu0.icache.fast_writes 0 # number of fast writes performed
+system.cpu0.icache.cache_copies 0 # number of cache copies performed
+system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_identified 0 # number of hwpf identified
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_issued 0 # number of hwpf issued
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
+system.cpu0.l2cache.tags.replacements 2064608 # number of replacements
+system.cpu0.l2cache.tags.tagsinuse 16133.195391 # Cycle average of tags in use
+system.cpu0.l2cache.tags.total_refs 11362943 # Total number of references to valid blocks.
+system.cpu0.l2cache.tags.sampled_refs 2080515 # Sample count of references to valid blocks.
+system.cpu0.l2cache.tags.avg_refs 5.461601 # Average number of references to valid blocks.
+system.cpu0.l2cache.tags.warmup_cycle 4425944000 # Cycle when the warmup percentage was hit.
+system.cpu0.l2cache.tags.occ_blocks::writebacks 5245.148106 # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 62.593184 # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 79.054087 # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.inst 4630.109792 # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.data 6116.290221 # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_percent::writebacks 0.320138 # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.003820 # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.004825 # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.282599 # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.data 0.373309 # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::total 0.984692 # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_task_id_blocks::1023 103 # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1024 15804 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::0 2 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::1 5 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::2 74 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::3 4 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::4 18 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::0 112 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::1 878 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::2 4606 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::3 5039 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::4 5169 # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1023 0.006287 # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1024 0.964600 # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.tag_accesses 268288822 # Number of tag accesses
+system.cpu0.l2cache.tags.data_accesses 268288822 # Number of data accesses
+system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 268797 # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 139678 # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::cpu0.inst 4974188 # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::cpu0.data 2974383 # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::total 8357046 # number of ReadReq hits
+system.cpu0.l2cache.Writeback_hits::writebacks 3700491 # number of Writeback hits
+system.cpu0.l2cache.Writeback_hits::total 3700491 # number of Writeback hits
+system.cpu0.l2cache.UpgradeReq_hits::cpu0.data 3834 # number of UpgradeReq hits
+system.cpu0.l2cache.UpgradeReq_hits::total 3834 # number of UpgradeReq hits
+system.cpu0.l2cache.ReadExReq_hits::cpu0.data 564019 # number of ReadExReq hits
+system.cpu0.l2cache.ReadExReq_hits::total 564019 # number of ReadExReq hits
+system.cpu0.l2cache.demand_hits::cpu0.dtb.walker 268797 # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.itb.walker 139678 # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.inst 4974188 # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.data 3538402 # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::total 8921065 # number of demand (read+write) hits
+system.cpu0.l2cache.overall_hits::cpu0.dtb.walker 268797 # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.itb.walker 139678 # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.inst 4974188 # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.data 3538402 # number of overall hits
+system.cpu0.l2cache.overall_hits::total 8921065 # number of overall hits
+system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 12357 # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 10472 # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::cpu0.inst 505302 # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::cpu0.data 1208839 # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::total 1736970 # number of ReadReq misses
+system.cpu0.l2cache.UpgradeReq_misses::cpu0.data 125739 # number of UpgradeReq misses
+system.cpu0.l2cache.UpgradeReq_misses::total 125739 # number of UpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 158665 # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::total 158665 # number of SCUpgradeReq misses
+system.cpu0.l2cache.ReadExReq_misses::cpu0.data 779084 # number of ReadExReq misses
+system.cpu0.l2cache.ReadExReq_misses::total 779084 # number of ReadExReq misses
+system.cpu0.l2cache.demand_misses::cpu0.dtb.walker 12357 # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.itb.walker 10472 # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.inst 505302 # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.data 1987923 # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::total 2516054 # number of demand (read+write) misses
+system.cpu0.l2cache.overall_misses::cpu0.dtb.walker 12357 # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.itb.walker 10472 # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.inst 505302 # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.data 1987923 # number of overall misses
+system.cpu0.l2cache.overall_misses::total 2516054 # number of overall misses
+system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 281154 # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 150150 # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::cpu0.inst 5479490 # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::cpu0.data 4183222 # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::total 10094016 # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.Writeback_accesses::writebacks 3700491 # number of Writeback accesses(hits+misses)
+system.cpu0.l2cache.Writeback_accesses::total 3700491 # number of Writeback accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 129573 # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::total 129573 # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 158665 # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::total 158665 # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::cpu0.data 1343103 # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::total 1343103 # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 281154 # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.itb.walker 150150 # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.inst 5479490 # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.data 5526325 # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::total 11437119 # number of demand (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 281154 # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.itb.walker 150150 # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.inst 5479490 # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.data 5526325 # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::total 11437119 # number of overall (read+write) accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.043951 # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.069744 # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.inst 0.092217 # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.data 0.288973 # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::total 0.172079 # miss rate for ReadReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.970411 # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::total 0.970411 # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeReq accesses
+system.cpu0.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.580063 # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::total 0.580063 # miss rate for ReadExReq accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.043951 # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.069744 # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.092217 # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.data 0.359719 # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::total 0.219990 # miss rate for demand accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.043951 # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.069744 # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.092217 # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.data 0.359719 # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::total 0.219990 # miss rate for overall accesses
+system.cpu0.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu0.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu0.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu0.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu0.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu0.l2cache.writebacks::writebacks 1036299 # number of writebacks
+system.cpu0.l2cache.writebacks::total 1036299 # number of writebacks
+system.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu0.dcache.tags.replacements 6244160 # number of replacements
+system.cpu0.dcache.tags.tagsinuse 501.112038 # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs 170764768 # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs 6244672 # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs 27.345675 # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle 35630500 # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data 501.112038 # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data 0.978734 # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total 0.978734 # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0 187 # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1 290 # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2 35 # Occupied blocks per task id
+system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu0.dcache.tags.tag_accesses 360574457 # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses 360574457 # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data 85562109 # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total 85562109 # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data 80321665 # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total 80321665 # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data 214579 # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total 214579 # number of SoftPFReq hits
+system.cpu0.dcache.WriteInvalidateReq_hits::cpu0.data 1082882 # number of WriteInvalidateReq hits
+system.cpu0.dcache.WriteInvalidateReq_hits::total 1082882 # number of WriteInvalidateReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 2079487 # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total 2079487 # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data 2037790 # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total 2037790 # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data 165883774 # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total 165883774 # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data 166098353 # number of overall hits
+system.cpu0.dcache.overall_hits::total 166098353 # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data 3290675 # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total 3290675 # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data 1472676 # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total 1472676 # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data 774388 # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total 774388 # number of SoftPFReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 118159 # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total 118159 # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data 158665 # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total 158665 # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data 4763351 # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total 4763351 # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data 5537739 # number of overall misses
+system.cpu0.dcache.overall_misses::total 5537739 # number of overall misses
+system.cpu0.dcache.ReadReq_accesses::cpu0.data 88852784 # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total 88852784 # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data 81794341 # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total 81794341 # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 988967 # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total 988967 # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.WriteInvalidateReq_accesses::cpu0.data 1082882 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu0.dcache.WriteInvalidateReq_accesses::total 1082882 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 2197646 # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total 2197646 # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 2196455 # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total 2196455 # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data 170647125 # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total 170647125 # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data 171636092 # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total 171636092 # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.037035 # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total 0.037035 # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.018005 # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total 0.018005 # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.783027 # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total 0.783027 # miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.053766 # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.053766 # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.072237 # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total 0.072237 # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data 0.027913 # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total 0.027913 # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data 0.032264 # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total 0.032264 # miss rate for overall accesses
+system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu0.dcache.fast_writes 1082882 # number of fast writes performed
+system.cpu0.dcache.cache_copies 0 # number of cache copies performed
+system.cpu0.dcache.writebacks::writebacks 3700491 # number of writebacks
+system.cpu0.dcache.writebacks::total 3700491 # number of writebacks
+system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu0.toL2Bus.trans_dist::ReadReq 10282171 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadResp 10282171 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteReq 33363 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteResp 33363 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::Writeback 3700491 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteInvalidateReq 1082882 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteInvalidateResp 1082882 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeReq 129573 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeReq 158665 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeResp 288238 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExReq 1343103 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExResp 1343103 # Transaction distribution
+system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 11045230 # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 17628413 # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 362824 # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 723538 # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count::total 29760005 # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 350859860 # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 660019940 # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 1451296 # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 2894152 # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size::total 1015225248 # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.snoops 3571522 # Total snoops (count)
+system.cpu0.toL2Bus.snoop_fanout::samples 20011038 # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::mean 5.169428 # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::stdev 0.375130 # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::5 16620607 83.06% 83.06% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::6 3390431 16.94% 100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::total 20011038 # Request fanout histogram
+system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu1.dtb.inst_hits 0 # ITB inst hits
+system.cpu1.dtb.inst_misses 0 # ITB inst misses
+system.cpu1.dtb.read_hits 90837844 # DTB read hits
+system.cpu1.dtb.read_misses 112429 # DTB read misses
+system.cpu1.dtb.write_hits 81788331 # DTB write hits
+system.cpu1.dtb.write_misses 32675 # DTB write misses
+system.cpu1.dtb.flush_tlb 16 # Number of times complete TLB was flushed
+system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.dtb.flush_tlb_mva_asid 49413 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dtb.flush_tlb_asid 1118 # Number of times TLB was flushed by ASID
+system.cpu1.dtb.flush_entries 44635 # Number of entries that have been flushed from TLB
+system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.dtb.prefetch_faults 4658 # Number of TLB faults due to prefetch
+system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.dtb.perms_faults 11499 # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses 90950273 # DTB read accesses
+system.cpu1.dtb.write_accesses 81821006 # DTB write accesses
+system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu1.dtb.hits 172626175 # DTB hits
+system.cpu1.dtb.misses 145104 # DTB misses
+system.cpu1.dtb.accesses 172771279 # DTB accesses
+system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu1.itb.inst_hits 481654104 # ITB inst hits
+system.cpu1.itb.inst_misses 61573 # ITB inst misses
+system.cpu1.itb.read_hits 0 # DTB read hits
+system.cpu1.itb.read_misses 0 # DTB read misses
+system.cpu1.itb.write_hits 0 # DTB write hits
+system.cpu1.itb.write_misses 0 # DTB write misses
+system.cpu1.itb.flush_tlb 16 # Number of times complete TLB was flushed
+system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.itb.flush_tlb_mva_asid 49413 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.itb.flush_tlb_asid 1118 # Number of times TLB was flushed by ASID
+system.cpu1.itb.flush_entries 31343 # Number of entries that have been flushed from TLB
+system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu1.itb.read_accesses 0 # DTB read accesses
+system.cpu1.itb.write_accesses 0 # DTB write accesses
+system.cpu1.itb.inst_accesses 481715677 # ITB inst accesses
+system.cpu1.itb.hits 481654104 # DTB hits
+system.cpu1.itb.misses 61573 # DTB misses
+system.cpu1.itb.accesses 481715677 # DTB accesses
+system.cpu1.numCycles 94513077342 # number of cpu cycles simulated
+system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu1.committedInsts 481400602 # Number of instructions committed
+system.cpu1.committedOps 566525898 # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses 519925383 # Number of integer alu accesses
+system.cpu1.num_fp_alu_accesses 376275 # Number of float alu accesses
+system.cpu1.num_func_calls 28379756 # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts 73707085 # number of instructions that are conditional controls
+system.cpu1.num_int_insts 519925383 # number of integer instructions
+system.cpu1.num_fp_insts 376275 # number of float instructions
+system.cpu1.num_int_register_reads 767883598 # number of times the integer registers were read
+system.cpu1.num_int_register_writes 413862248 # number of times the integer registers were written
+system.cpu1.num_fp_register_reads 612543 # number of times the floating registers were read
+system.cpu1.num_fp_register_writes 304496 # number of times the floating registers were written
+system.cpu1.num_cc_register_reads 127269525 # number of times the CC registers were read
+system.cpu1.num_cc_register_writes 126984366 # number of times the CC registers were written
+system.cpu1.num_mem_refs 172747819 # number of memory refs
+system.cpu1.num_load_insts 90937276 # Number of load instructions
+system.cpu1.num_store_insts 81810543 # Number of store instructions
+system.cpu1.num_idle_cycles 93946237892.041718 # Number of idle cycles
+system.cpu1.num_busy_cycles 566839449.958294 # Number of busy cycles
+system.cpu1.not_idle_fraction 0.005997 # Percentage of non-idle cycles
+system.cpu1.idle_fraction 0.994003 # Percentage of idle cycles
+system.cpu1.Branches 107245418 # Number of branches fetched
+system.cpu1.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction
+system.cpu1.op_class::IntAlu 392850961 69.31% 69.31% # Class of executed instruction
+system.cpu1.op_class::IntMult 1138465 0.20% 69.51% # Class of executed instruction
+system.cpu1.op_class::IntDiv 60868 0.01% 69.52% # Class of executed instruction
+system.cpu1.op_class::FloatAdd 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::FloatCmp 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::FloatCvt 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::FloatMult 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::FloatDiv 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::FloatSqrt 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdAdd 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdAddAcc 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdAlu 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdCmp 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdCvt 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdMisc 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdMult 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdMultAcc 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdShift 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdShiftAcc 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdSqrt 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAdd 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAlu 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCmp 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCvt 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatDiv 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc 36493 0.01% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMult 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::SimdFloatSqrt 0 0.00% 69.52% # Class of executed instruction
+system.cpu1.op_class::MemRead 90937276 16.04% 85.57% # Class of executed instruction
+system.cpu1.op_class::MemWrite 81810543 14.43% 100.00% # Class of executed instruction
+system.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
+system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
+system.cpu1.op_class::total 566834606 # Class of executed instruction
+system.cpu1.kern.inst.arm 0 # number of arm instructions executed
+system.cpu1.kern.inst.quiesce 6205 # number of quiesce instructions executed
+system.cpu1.icache.tags.replacements 4804797 # number of replacements
+system.cpu1.icache.tags.tagsinuse 496.439171 # Cycle average of tags in use
+system.cpu1.icache.tags.total_refs 476903871 # Total number of references to valid blocks.
+system.cpu1.icache.tags.sampled_refs 4805309 # Sample count of references to valid blocks.
+system.cpu1.icache.tags.avg_refs 99.245204 # Average number of references to valid blocks.
+system.cpu1.icache.tags.warmup_cycle 8470205816000 # Cycle when the warmup percentage was hit.
+system.cpu1.icache.tags.occ_blocks::cpu1.inst 496.439171 # Average occupied blocks per requestor
+system.cpu1.icache.tags.occ_percent::cpu1.inst 0.969608 # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_percent::total 0.969608 # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::0 34 # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::1 328 # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::2 150 # Occupied blocks per task id
+system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu1.icache.tags.tag_accesses 968223669 # Number of tag accesses
+system.cpu1.icache.tags.data_accesses 968223669 # Number of data accesses
+system.cpu1.icache.ReadReq_hits::cpu1.inst 476903871 # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total 476903871 # number of ReadReq hits
+system.cpu1.icache.demand_hits::cpu1.inst 476903871 # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total 476903871 # number of demand (read+write) hits
+system.cpu1.icache.overall_hits::cpu1.inst 476903871 # number of overall hits
+system.cpu1.icache.overall_hits::total 476903871 # number of overall hits
+system.cpu1.icache.ReadReq_misses::cpu1.inst 4805309 # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::total 4805309 # number of ReadReq misses
+system.cpu1.icache.demand_misses::cpu1.inst 4805309 # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::total 4805309 # number of demand (read+write) misses
+system.cpu1.icache.overall_misses::cpu1.inst 4805309 # number of overall misses
+system.cpu1.icache.overall_misses::total 4805309 # number of overall misses
+system.cpu1.icache.ReadReq_accesses::cpu1.inst 481709180 # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total 481709180 # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.demand_accesses::cpu1.inst 481709180 # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total 481709180 # number of demand (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst 481709180 # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total 481709180 # number of overall (read+write) accesses
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.009976 # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total 0.009976 # miss rate for ReadReq accesses
+system.cpu1.icache.demand_miss_rate::cpu1.inst 0.009976 # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total 0.009976 # miss rate for demand accesses
+system.cpu1.icache.overall_miss_rate::cpu1.inst 0.009976 # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total 0.009976 # miss rate for overall accesses
+system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu1.icache.fast_writes 0 # number of fast writes performed
+system.cpu1.icache.cache_copies 0 # number of cache copies performed
+system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_identified 0 # number of hwpf identified
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_already_in_mshr 0 # number of hwpf that were already in mshr
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_already_in_cache 0 # number of hwpf that were already in the cache
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_already_in_prefetcher 0 # number of hwpf that were already in the prefetch queue
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit 0 # number of hwpf removed because MSHR allocated
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_issued 0 # number of hwpf issued
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_span_page 0 # number of hwpf spanning a virtual page
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
+system.cpu1.l2cache.tags.replacements 2006739 # number of replacements
+system.cpu1.l2cache.tags.tagsinuse 13469.548164 # Cycle average of tags in use
+system.cpu1.l2cache.tags.total_refs 10823103 # Total number of references to valid blocks.
+system.cpu1.l2cache.tags.sampled_refs 2022814 # Sample count of references to valid blocks.
+system.cpu1.l2cache.tags.avg_refs 5.350518 # Average number of references to valid blocks.
+system.cpu1.l2cache.tags.warmup_cycle 47068377163500 # Cycle when the warmup percentage was hit.
+system.cpu1.l2cache.tags.occ_blocks::writebacks 5364.772438 # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 66.646390 # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 85.907417 # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.inst 2770.929506 # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.data 5181.292411 # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_percent::writebacks 0.327440 # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.004068 # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.005243 # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.169124 # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.data 0.316241 # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::total 0.822116 # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_task_id_blocks::1023 89 # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1024 15986 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::0 1 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::1 9 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::2 36 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::3 20 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::4 23 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::0 357 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::1 1288 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::2 4895 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::3 4461 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::4 4985 # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1023 0.005432 # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1024 0.975708 # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.tag_accesses 249408047 # Number of tag accesses
+system.cpu1.l2cache.tags.data_accesses 249408047 # Number of data accesses
+system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 323614 # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 138529 # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::cpu1.inst 4323388 # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::cpu1.data 3090792 # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::total 7876323 # number of ReadReq hits
+system.cpu1.l2cache.Writeback_hits::writebacks 3626404 # number of Writeback hits
+system.cpu1.l2cache.Writeback_hits::total 3626404 # number of Writeback hits
+system.cpu1.l2cache.UpgradeReq_hits::cpu1.data 4173 # number of UpgradeReq hits
+system.cpu1.l2cache.UpgradeReq_hits::total 4173 # number of UpgradeReq hits
+system.cpu1.l2cache.ReadExReq_hits::cpu1.data 550904 # number of ReadExReq hits
+system.cpu1.l2cache.ReadExReq_hits::total 550904 # number of ReadExReq hits
+system.cpu1.l2cache.demand_hits::cpu1.dtb.walker 323614 # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.itb.walker 138529 # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.inst 4323388 # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.data 3641696 # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::total 8427227 # number of demand (read+write) hits
+system.cpu1.l2cache.overall_hits::cpu1.dtb.walker 323614 # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.itb.walker 138529 # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.inst 4323388 # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.data 3641696 # number of overall hits
+system.cpu1.l2cache.overall_hits::total 8427227 # number of overall hits
+system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 13437 # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 11832 # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::cpu1.inst 481921 # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::cpu1.data 1212062 # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::total 1719252 # number of ReadReq misses
+system.cpu1.l2cache.UpgradeReq_misses::cpu1.data 130320 # number of UpgradeReq misses
+system.cpu1.l2cache.UpgradeReq_misses::total 130320 # number of UpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 160863 # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::total 160863 # number of SCUpgradeReq misses
+system.cpu1.l2cache.ReadExReq_misses::cpu1.data 763588 # number of ReadExReq misses
+system.cpu1.l2cache.ReadExReq_misses::total 763588 # number of ReadExReq misses
+system.cpu1.l2cache.demand_misses::cpu1.dtb.walker 13437 # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.itb.walker 11832 # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.inst 481921 # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.data 1975650 # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::total 2482840 # number of demand (read+write) misses
+system.cpu1.l2cache.overall_misses::cpu1.dtb.walker 13437 # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.itb.walker 11832 # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.inst 481921 # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.data 1975650 # number of overall misses
+system.cpu1.l2cache.overall_misses::total 2482840 # number of overall misses
+system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 337051 # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 150361 # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::cpu1.inst 4805309 # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::cpu1.data 4302854 # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::total 9595575 # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.Writeback_accesses::writebacks 3626404 # number of Writeback accesses(hits+misses)
+system.cpu1.l2cache.Writeback_accesses::total 3626404 # number of Writeback accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 134493 # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::total 134493 # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 160863 # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::total 160863 # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::cpu1.data 1314492 # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::total 1314492 # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 337051 # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.itb.walker 150361 # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.inst 4805309 # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.data 5617346 # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::total 10910067 # number of demand (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 337051 # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.itb.walker 150361 # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.inst 4805309 # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.data 5617346 # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::total 10910067 # number of overall (read+write) accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.039866 # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.078691 # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.inst 0.100289 # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.data 0.281688 # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::total 0.179171 # miss rate for ReadReq accesses
+system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.968972 # miss rate for UpgradeReq accesses
+system.cpu1.l2cache.UpgradeReq_miss_rate::total 0.968972 # miss rate for UpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.580900 # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::total 0.580900 # miss rate for ReadExReq accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.039866 # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.078691 # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.100289 # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.data 0.351705 # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::total 0.227573 # miss rate for demand accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.039866 # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.078691 # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.100289 # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.data 0.351705 # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::total 0.227573 # miss rate for overall accesses
+system.cpu1.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu1.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu1.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu1.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu1.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu1.l2cache.writebacks::writebacks 973185 # number of writebacks
+system.cpu1.l2cache.writebacks::total 973185 # number of writebacks
+system.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu1.dcache.tags.replacements 5959116 # number of replacements
+system.cpu1.dcache.tags.tagsinuse 422.411507 # Cycle average of tags in use
+system.cpu1.dcache.tags.total_refs 166676723 # Total number of references to valid blocks.
+system.cpu1.dcache.tags.sampled_refs 5959628 # Sample count of references to valid blocks.
+system.cpu1.dcache.tags.avg_refs 27.967639 # Average number of references to valid blocks.
+system.cpu1.dcache.tags.warmup_cycle 8470277778500 # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.tags.occ_blocks::cpu1.data 422.411507 # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_percent::cpu1.data 0.825022 # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_percent::total 0.825022 # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::0 348 # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::1 164 # Occupied blocks per task id
+system.cpu1.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu1.dcache.tags.tag_accesses 351511714 # Number of tag accesses
+system.cpu1.dcache.tags.data_accesses 351511714 # Number of data accesses
+system.cpu1.dcache.ReadReq_hits::cpu1.data 84377625 # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total 84377625 # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data 77641502 # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total 77641502 # number of WriteReq hits
+system.cpu1.dcache.SoftPFReq_hits::cpu1.data 188364 # number of SoftPFReq hits
+system.cpu1.dcache.SoftPFReq_hits::total 188364 # number of SoftPFReq hits
+system.cpu1.dcache.WriteInvalidateReq_hits::cpu1.data 500753 # number of WriteInvalidateReq hits
+system.cpu1.dcache.WriteInvalidateReq_hits::total 500753 # number of WriteInvalidateReq hits
+system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 2062405 # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_hits::total 2062405 # number of LoadLockedReq hits
+system.cpu1.dcache.StoreCondReq_hits::cpu1.data 2046128 # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_hits::total 2046128 # number of StoreCondReq hits
+system.cpu1.dcache.demand_hits::cpu1.data 162019127 # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total 162019127 # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data 162207491 # number of overall hits
+system.cpu1.dcache.overall_hits::total 162207491 # number of overall hits
+system.cpu1.dcache.ReadReq_misses::cpu1.data 3366733 # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total 3366733 # number of ReadReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data 1448985 # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total 1448985 # number of WriteReq misses
+system.cpu1.dcache.SoftPFReq_misses::cpu1.data 790218 # number of SoftPFReq misses
+system.cpu1.dcache.SoftPFReq_misses::total 790218 # number of SoftPFReq misses
+system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 145903 # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_misses::total 145903 # number of LoadLockedReq misses
+system.cpu1.dcache.StoreCondReq_misses::cpu1.data 160863 # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_misses::total 160863 # number of StoreCondReq misses
+system.cpu1.dcache.demand_misses::cpu1.data 4815718 # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total 4815718 # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data 5605936 # number of overall misses
+system.cpu1.dcache.overall_misses::total 5605936 # number of overall misses
+system.cpu1.dcache.ReadReq_accesses::cpu1.data 87744358 # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total 87744358 # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data 79090487 # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total 79090487 # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::cpu1.data 978582 # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::total 978582 # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.WriteInvalidateReq_accesses::cpu1.data 500753 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu1.dcache.WriteInvalidateReq_accesses::total 500753 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 2208308 # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::total 2208308 # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 2206991 # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::total 2206991 # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.demand_accesses::cpu1.data 166834845 # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total 166834845 # number of demand (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data 167813427 # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total 167813427 # number of overall (read+write) accesses
+system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.038370 # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_miss_rate::total 0.038370 # miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.018321 # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total 0.018321 # miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.807513 # miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::total 0.807513 # miss rate for SoftPFReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.066070 # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.066070 # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.072888 # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total 0.072888 # miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data 0.028865 # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total 0.028865 # miss rate for demand accesses
+system.cpu1.dcache.overall_miss_rate::cpu1.data 0.033406 # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total 0.033406 # miss rate for overall accesses
+system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu1.dcache.fast_writes 500753 # number of fast writes performed
+system.cpu1.dcache.cache_copies 0 # number of cache copies performed
+system.cpu1.dcache.writebacks::writebacks 3626404 # number of writebacks
+system.cpu1.dcache.writebacks::total 3626404 # number of writebacks
+system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu1.toL2Bus.trans_dist::ReadReq 9718709 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadResp 9718709 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteReq 5621 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteResp 5621 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::Writeback 3626404 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteInvalidateReq 500753 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteInvalidateResp 500753 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeReq 134493 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeReq 160863 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeResp 295356 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExReq 1314492 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExResp 1314492 # Transaction distribution
+system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 9610878 # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 16476244 # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 368094 # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 841050 # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count::total 27296266 # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 307540296 # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 623681695 # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 1472376 # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 3364200 # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size::total 936058567 # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.snoops 4159575 # Total snoops (count)
+system.cpu1.toL2Bus.snoop_fanout::samples 19448735 # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::mean 5.205617 # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::stdev 0.404152 # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::5 15449740 79.44% 79.44% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::6 3998995 20.56% 100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::total 19448735 # Request fanout histogram
+system.iocache.tags.replacements 115596 # number of replacements
+system.iocache.tags.tagsinuse 11.294855 # Cycle average of tags in use
+system.iocache.tags.total_refs 3 # Total number of references to valid blocks.
+system.iocache.tags.sampled_refs 115612 # Sample count of references to valid blocks.
+system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks.
+system.iocache.tags.warmup_cycle 9107775783009 # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ethernet 3.848747 # Average occupied blocks per requestor
+system.iocache.tags.occ_blocks::realview.ide 7.446108 # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ethernet 0.240547 # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::realview.ide 0.465382 # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total 0.705928 # Average percentage of cache occupancy
+system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
+system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id
+system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
+system.iocache.tags.tag_accesses 1040892 # Number of tag accesses
+system.iocache.tags.data_accesses 1040892 # Number of data accesses
+system.iocache.WriteInvalidateReq_hits::realview.ide 106728 # number of WriteInvalidateReq hits
+system.iocache.WriteInvalidateReq_hits::total 106728 # number of WriteInvalidateReq hits
+system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses
+system.iocache.ReadReq_misses::realview.ide 8887 # number of ReadReq misses
+system.iocache.ReadReq_misses::total 8924 # number of ReadReq misses
+system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses
+system.iocache.WriteReq_misses::total 3 # number of WriteReq misses
+system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses
+system.iocache.demand_misses::realview.ide 8887 # number of demand (read+write) misses
+system.iocache.demand_misses::total 8927 # number of demand (read+write) misses
+system.iocache.overall_misses::realview.ethernet 40 # number of overall misses
+system.iocache.overall_misses::realview.ide 8887 # number of overall misses
+system.iocache.overall_misses::total 8927 # number of overall misses
+system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::realview.ide 8887 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total 8924 # number of ReadReq accesses(hits+misses)
+system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteInvalidateReq_accesses::realview.ide 106728 # number of WriteInvalidateReq accesses(hits+misses)
+system.iocache.WriteInvalidateReq_accesses::total 106728 # number of WriteInvalidateReq accesses(hits+misses)
+system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses
+system.iocache.demand_accesses::realview.ide 8887 # number of demand (read+write) accesses
+system.iocache.demand_accesses::total 8927 # number of demand (read+write) accesses
+system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses
+system.iocache.overall_accesses::realview.ide 8887 # number of overall (read+write) accesses
+system.iocache.overall_accesses::total 8927 # number of overall (read+write) accesses
+system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
+system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
+system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
+system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
+system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.iocache.blocked::no_targets 0 # number of cycles access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.iocache.fast_writes 106728 # number of fast writes performed
+system.iocache.cache_copies 0 # number of cache copies performed
+system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
+
+---------- End Simulation Statistics ----------
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/config.ini b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/config.ini
new file mode 100644
index 000000000..f85d9f074
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/config.ini
@@ -0,0 +1,1156 @@
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=true
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=LinuxArmSystem
+children=bridge cf0 clk_domain cpu cpu_clk_domain dvfs_handler intrctrl iobus iocache membus physmem realview terminal vncserver voltage_domain
+atags_addr=134217728
+boot_loader=/projects/pd/randd/dist/binaries/boot_emm.arm64
+boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=256MB root=/dev/sda1
+boot_release_addr=65528
+cache_line_size=64
+clk_domain=system.clk_domain
+dtb_filename=/projects/pd/randd/dist/binaries/vexpress.aarch64.20140821.dtb
+early_kernel_symbols=false
+enable_context_switch_stats_dump=false
+eventq_index=0
+flags_addr=469827632
+gic_cpu_addr=738205696
+have_generic_timer=false
+have_large_asid_64=false
+have_lpae=false
+have_security=false
+have_virtualization=false
+highest_el_is_64=false
+init_param=0
+kernel=/projects/pd/randd/dist/binaries/vmlinux.aarch64.20140821
+kernel_addr_check=true
+load_addr_mask=268435455
+load_offset=2147483648
+machine_type=VExpress_EMM64
+mem_mode=atomic
+mem_ranges=2147483648:2415919103
+memories=system.physmem system.realview.vram system.realview.nvmem
+multi_proc=true
+num_work_ids=16
+panic_on_oops=true
+panic_on_panic=true
+phys_addr_range_64=40
+readfile=/work/gem5.latest/tests/halt.sh
+reset_addr_64=0
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[1]
+
+[system.bridge]
+type=Bridge
+clk_domain=system.clk_domain
+delay=50000
+eventq_index=0
+ranges=788529152:805306367 721420288:725614591 805306368:1073741823 1073741824:1610612735 402653184:469762047 469762048:536870911
+req_size=16
+resp_size=16
+master=system.iobus.slave[0]
+slave=system.membus.master[0]
+
+[system.cf0]
+type=IdeDisk
+children=image
+delay=1000000
+driveID=master
+eventq_index=0
+image=system.cf0.image
+
+[system.cf0.image]
+type=CowDiskImage
+children=child
+child=system.cf0.image.child
+eventq_index=0
+image_file=
+read_only=false
+table_size=65536
+
+[system.cf0.image.child]
+type=RawDiskImage
+eventq_index=0
+image_file=/projects/pd/randd/dist/disks/linaro-minimal-aarch64.img
+read_only=true
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=AtomicSimpleCPU
+children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer
+branchPred=Null
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu.dstage2_mmu
+dtb=system.cpu.dtb
+eventq_index=0
+fastmem=false
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+istage2_mmu=system.cpu.istage2_mmu
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+simulate_data_stalls=false
+simulate_inst_stalls=false
+socket_id=0
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+width=1
+workload=
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=4
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=4
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb
+tlb=system.cpu.dtb
+
+[system.cpu.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[5]
+
+[system.cpu.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.dtb.walker
+
+[system.cpu.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[3]
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=1
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=1
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+pmu=Null
+system=system
+
+[system.cpu.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.istage2_mmu.stage2_tlb
+tlb=system.cpu.itb
+
+[system.cpu.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.istage2_mmu.stage2_tlb.walker
+
+[system.cpu.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[4]
+
+[system.cpu.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.itb.walker
+
+[system.cpu.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[2]
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=4194304
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[2]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=4194304
+
+[system.cpu.toL2Bus]
+type=CoherentXBar
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+snoop_filter=Null
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=system.clk_domain
+transition_latency=100000000
+
+[system.intrctrl]
+type=IntrControl
+eventq_index=0
+sys=system
+
+[system.iobus]
+type=NoncoherentXBar
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+use_default_range=true
+width=8
+default=system.realview.pciconfig.pio
+master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.hdlcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.rtc.pio system.realview.vram.port system.realview.l2x0_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.aaci_fake.pio system.realview.lan_fake.pio system.realview.usb_fake.pio system.realview.mmc_fake.pio system.realview.energy_ctrl.pio system.realview.ide.pio system.realview.ide.config system.realview.ethernet.pio system.realview.ethernet.config system.iocache.cpu_side
+slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma system.realview.ide.dma system.realview.ethernet.dma
+
+[system.iocache]
+type=BaseCache
+children=tags
+addr_ranges=2147483648:2415919103
+assoc=8
+clk_domain=system.clk_domain
+eventq_index=0
+forward_snoops=false
+hit_latency=50
+is_top_level=true
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=50
+sequential_access=false
+size=1024
+system=system
+tags=system.iocache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.iobus.master[27]
+mem_side=system.membus.slave[3]
+
+[system.iocache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+hit_latency=50
+sequential_access=false
+size=1024
+
+[system.membus]
+type=CoherentXBar
+children=badaddr_responder
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+snoop_filter=Null
+system=system
+use_default_range=false
+width=8
+default=system.membus.badaddr_responder.pio
+master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.local_cpu_timer.pio system.realview.vgic.pio system.physmem.port
+slave=system.realview.hdlcd.dma system.system_port system.cpu.l2cache.mem_side system.iocache.mem_side
+
+[system.membus.badaddr_responder]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=0
+pio_latency=100000
+pio_size=8
+ret_bad_addr=true
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=warn
+pio=system.membus.default
+
+[system.physmem]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=true
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=2147483648:2415919103
+port=system.membus.master[5]
+
+[system.realview]
+type=RealView
+children=aaci_fake cf_ctrl clcd energy_ctrl ethernet generic_timer gic hdlcd ide kmi0 kmi1 l2x0_fake lan_fake local_cpu_timer mmc_fake nvmem pciconfig realview_io rtc sp810_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake usb_fake vgic vram watchdog_fake
+eventq_index=0
+intrctrl=system.intrctrl
+pci_cfg_base=805306368
+pci_cfg_gen_offsets=true
+pci_io_base=788529152
+system=system
+
+[system.realview.aaci_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470024192
+pio_latency=100000
+system=system
+pio=system.iobus.master[18]
+
+[system.realview.cf_ctrl]
+type=IdeController
+BAR0=471465984
+BAR0LegacyIO=true
+BAR0Size=256
+BAR1=471466240
+BAR1LegacyIO=true
+BAR1Size=4096
+BAR2=1
+BAR2LegacyIO=false
+BAR2Size=8
+BAR3=1
+BAR3LegacyIO=false
+BAR3Size=4
+BAR4=1
+BAR4LegacyIO=false
+BAR4Size=16
+BAR5=1
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=1
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=31
+InterruptPin=1
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=133
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+ctrl_offset=2
+disks=
+eventq_index=0
+io_shift=2
+pci_bus=2
+pci_dev=0
+pci_func=0
+pio_latency=30000
+platform=system.realview
+system=system
+config=system.iobus.master[9]
+dma=system.iobus.slave[2]
+pio=system.iobus.master[8]
+
+[system.realview.clcd]
+type=Pl111
+amba_id=1315089
+clk_domain=system.clk_domain
+enable_capture=true
+eventq_index=0
+gic=system.realview.gic
+int_num=46
+pio_addr=471793664
+pio_latency=10000
+pixel_clock=41667
+system=system
+vnc=system.vncserver
+dma=system.iobus.slave[1]
+pio=system.iobus.master[4]
+
+[system.realview.energy_ctrl]
+type=EnergyCtrl
+clk_domain=system.clk_domain
+dvfs_handler=system.dvfs_handler
+eventq_index=0
+pio_addr=470286336
+pio_latency=100000
+system=system
+pio=system.iobus.master[22]
+
+[system.realview.ethernet]
+type=IGbE
+BAR0=0
+BAR0LegacyIO=false
+BAR0Size=131072
+BAR1=0
+BAR1LegacyIO=false
+BAR1Size=0
+BAR2=0
+BAR2LegacyIO=false
+BAR2Size=0
+BAR3=0
+BAR3LegacyIO=false
+BAR3Size=0
+BAR4=0
+BAR4LegacyIO=false
+BAR4Size=0
+BAR5=0
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=2
+Command=0
+DeviceID=4213
+ExpansionROM=0
+HeaderType=0
+InterruptLine=1
+InterruptPin=1
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=255
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=0
+Revision=0
+Status=0
+SubClassCode=0
+SubsystemID=4104
+SubsystemVendorID=32902
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+eventq_index=0
+fetch_comp_delay=10000
+fetch_delay=10000
+hardware_address=00:90:00:00:00:01
+pci_bus=0
+pci_dev=0
+pci_func=0
+phy_epid=896
+phy_pid=680
+pio_latency=30000
+platform=system.realview
+rx_desc_cache_size=64
+rx_fifo_size=393216
+rx_write_delay=0
+system=system
+tx_desc_cache_size=64
+tx_fifo_size=393216
+tx_read_delay=0
+wb_comp_delay=10000
+wb_delay=10000
+config=system.iobus.master[26]
+dma=system.iobus.slave[4]
+pio=system.iobus.master[25]
+
+[system.realview.generic_timer]
+type=GenericTimer
+eventq_index=0
+gic=system.realview.gic
+int_num=29
+system=system
+
+[system.realview.gic]
+type=Pl390
+clk_domain=system.clk_domain
+cpu_addr=738205696
+cpu_pio_delay=10000
+dist_addr=738201600
+dist_pio_delay=10000
+eventq_index=0
+int_latency=10000
+it_lines=128
+msix_addr=0
+platform=system.realview
+system=system
+pio=system.membus.master[2]
+
+[system.realview.hdlcd]
+type=HDLcd
+amba_id=1314816
+clk_domain=system.clk_domain
+enable_capture=true
+eventq_index=0
+gic=system.realview.gic
+int_num=117
+pio_addr=721420288
+pio_latency=10000
+pixel_clock=7299
+system=system
+vnc=system.vncserver
+dma=system.membus.slave[0]
+pio=system.iobus.master[5]
+
+[system.realview.ide]
+type=IdeController
+BAR0=1
+BAR0LegacyIO=false
+BAR0Size=8
+BAR1=1
+BAR1LegacyIO=false
+BAR1Size=4
+BAR2=1
+BAR2LegacyIO=false
+BAR2Size=8
+BAR3=1
+BAR3LegacyIO=false
+BAR3Size=4
+BAR4=1
+BAR4LegacyIO=false
+BAR4Size=16
+BAR5=1
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=0
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=2
+InterruptPin=2
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=133
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+ctrl_offset=0
+disks=system.cf0
+eventq_index=0
+io_shift=0
+pci_bus=0
+pci_dev=1
+pci_func=0
+pio_latency=30000
+platform=system.realview
+system=system
+config=system.iobus.master[24]
+dma=system.iobus.slave[3]
+pio=system.iobus.master[23]
+
+[system.realview.kmi0]
+type=Pl050
+amba_id=1314896
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=1000000
+int_num=44
+is_mouse=false
+pio_addr=470155264
+pio_latency=100000
+system=system
+vnc=system.vncserver
+pio=system.iobus.master[6]
+
+[system.realview.kmi1]
+type=Pl050
+amba_id=1314896
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=1000000
+int_num=45
+is_mouse=true
+pio_addr=470220800
+pio_latency=100000
+system=system
+vnc=system.vncserver
+pio=system.iobus.master[7]
+
+[system.realview.l2x0_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=739246080
+pio_latency=100000
+pio_size=4095
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[12]
+
+[system.realview.lan_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=436207616
+pio_latency=100000
+pio_size=65535
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[19]
+
+[system.realview.local_cpu_timer]
+type=CpuLocalTimer
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_num_timer=29
+int_num_watchdog=30
+pio_addr=738721792
+pio_latency=100000
+system=system
+pio=system.membus.master[3]
+
+[system.realview.mmc_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470089728
+pio_latency=100000
+system=system
+pio=system.iobus.master[21]
+
+[system.realview.nvmem]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=true
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=0:67108863
+port=system.membus.master[1]
+
+[system.realview.pciconfig]
+type=PciConfigAll
+bus=0
+clk_domain=system.clk_domain
+eventq_index=0
+pio_addr=0
+pio_latency=30000
+platform=system.realview
+size=268435456
+system=system
+pio=system.iobus.default
+
+[system.realview.realview_io]
+type=RealViewCtrl
+clk_domain=system.clk_domain
+eventq_index=0
+idreg=35979264
+pio_addr=469827584
+pio_latency=100000
+proc_id0=335544320
+proc_id1=335544320
+system=system
+pio=system.iobus.master[1]
+
+[system.realview.rtc]
+type=PL031
+amba_id=3412017
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=100000
+int_num=36
+pio_addr=471269376
+pio_latency=100000
+system=system
+time=Thu Jan 1 00:00:00 2009
+pio=system.iobus.master[10]
+
+[system.realview.sp810_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=true
+pio_addr=469893120
+pio_latency=100000
+system=system
+pio=system.iobus.master[16]
+
+[system.realview.timer0]
+type=Sp804
+amba_id=1316868
+clk_domain=system.clk_domain
+clock0=1000000
+clock1=1000000
+eventq_index=0
+gic=system.realview.gic
+int_num0=34
+int_num1=34
+pio_addr=470876160
+pio_latency=100000
+system=system
+pio=system.iobus.master[2]
+
+[system.realview.timer1]
+type=Sp804
+amba_id=1316868
+clk_domain=system.clk_domain
+clock0=1000000
+clock1=1000000
+eventq_index=0
+gic=system.realview.gic
+int_num0=35
+int_num1=35
+pio_addr=470941696
+pio_latency=100000
+system=system
+pio=system.iobus.master[3]
+
+[system.realview.uart]
+type=Pl011
+clk_domain=system.clk_domain
+end_on_eot=false
+eventq_index=0
+gic=system.realview.gic
+int_delay=100000
+int_num=37
+pio_addr=470351872
+pio_latency=100000
+platform=system.realview
+system=system
+terminal=system.terminal
+pio=system.iobus.master[0]
+
+[system.realview.uart1_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470417408
+pio_latency=100000
+system=system
+pio=system.iobus.master[13]
+
+[system.realview.uart2_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470482944
+pio_latency=100000
+system=system
+pio=system.iobus.master[14]
+
+[system.realview.uart3_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470548480
+pio_latency=100000
+system=system
+pio=system.iobus.master[15]
+
+[system.realview.usb_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=452984832
+pio_latency=100000
+pio_size=131071
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[20]
+
+[system.realview.vgic]
+type=VGic
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+hv_addr=738213888
+pio_delay=10000
+platform=system.realview
+ppint=25
+system=system
+vcpu_addr=738222080
+pio=system.membus.master[4]
+
+[system.realview.vram]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=false
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=402653184:436207615
+port=system.iobus.master[11]
+
+[system.realview.watchdog_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470745088
+pio_latency=100000
+system=system
+pio=system.iobus.master[17]
+
+[system.terminal]
+type=Terminal
+eventq_index=0
+intr_control=system.intrctrl
+number=0
+output=true
+port=3456
+
+[system.vncserver]
+type=VncServer
+eventq_index=0
+frame_capture=false
+number=0
+port=5900
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/simerr b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/simerr
new file mode 100644
index 000000000..0a1da41f0
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/simerr
@@ -0,0 +1,10 @@
+warn: Highest ARM exception-level set to AArch32 but bootloader is for AArch64. Assuming you wanted these to match.
+warn: Sockets disabled, not accepting vnc client connections
+warn: Sockets disabled, not accepting terminal connections
+warn: Sockets disabled, not accepting gdb connections
+warn: Existing EnergyCtrl, but no enabled DVFSHandler found.
+warn: SCReg: Writing 0 to dcc0:site0:pos0:fn7:dev0
+warn: Tried to read RealView I/O at offset 0x60 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x48 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x8 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x48 that doesn't exist
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/simout b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/simout
new file mode 100644
index 000000000..0ec7f4b0f
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/simout
@@ -0,0 +1,16 @@
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled Oct 29 2014 15:46:15
+gem5 started Oct 29 2014 16:00:57
+gem5 executing on u200540-lin
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview64-simple-atomic -re /work/gem5.latest/tests/run.py build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview64-simple-atomic
+Selected 64-bit ARM architecture, updating default disk image...
+Global frequency set at 1000000000000 ticks per second
+info: kernel located at: /projects/pd/randd/dist/binaries/vmlinux.aarch64.20140821
+ 0: system.cpu.isa: ISA system set to: 0x54cdb00 0x54cdb00
+info: Using bootloader at address 0x10
+info: Using kernel entry physical address at 0x80080000
+info: Loading DTB file: /projects/pd/randd/dist/binaries/vexpress.aarch64.20140821.dtb at address 0x88000000
+info: Entering event queue @ 0. Starting simulation...
+Exiting @ tick 51111167186000 because m5_exit instruction encountered
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/stats.txt
new file mode 100644
index 000000000..3343b5f3d
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-atomic/stats.txt
@@ -0,0 +1,721 @@
+
+---------- Begin Simulation Statistics ----------
+sim_seconds 51.111167 # Number of seconds simulated
+sim_ticks 51111167186000 # Number of ticks simulated
+final_tick 51111167186000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_freq 1000000000000 # Frequency of simulated ticks
+host_inst_rate 1374172 # Simulator instruction rate (inst/s)
+host_op_rate 1614949 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 71508211345 # Simulator tick rate (ticks/s)
+host_mem_usage 650720 # Number of bytes of host memory used
+host_seconds 714.76 # Real time elapsed on the host
+sim_insts 982202425 # Number of instructions simulated
+sim_ops 1154300154 # Number of ops (including micro ops) simulated
+system.voltage_domain.voltage 1 # Voltage in Volts
+system.clk_domain.clock 1000 # Clock period in ticks
+system.physmem.bytes_read::realview.ide 441600 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.dtb.walker 674240 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.itb.walker 976256 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.inst 5095732 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 90778056 # Number of bytes read from this memory
+system.physmem.bytes_read::total 97965884 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 5095732 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 5095732 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 65987904 # Number of bytes written to this memory
+system.physmem.bytes_written::realview.ide 6826496 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu.data 101336100 # Number of bytes written to this memory
+system.physmem.bytes_written::total 174150500 # Number of bytes written to this memory
+system.physmem.num_reads::realview.ide 6900 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.dtb.walker 10535 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.itb.walker 15254 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.inst 120028 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 1418420 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1571137 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 1031061 # Number of write requests responded to by this memory
+system.physmem.num_writes::realview.ide 106664 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu.data 1585628 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 2723353 # Number of write requests responded to by this memory
+system.physmem.bw_read::realview.ide 8640 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.dtb.walker 13192 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.itb.walker 19101 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 99699 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1776090 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 1916722 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 99699 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 99699 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 1291066 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::realview.ide 133562 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 1982661 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 3407289 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 1291066 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide 142202 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.dtb.walker 13192 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.itb.walker 19101 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 99699 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 3758751 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 5324010 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bytes_read::cpu.inst 96 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::cpu.data 36 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::total 132 # Number of bytes read from this memory
+system.realview.nvmem.bytes_inst_read::cpu.inst 96 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::total 96 # Number of instructions bytes read from this memory
+system.realview.nvmem.num_reads::cpu.inst 24 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::cpu.data 5 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::total 29 # Number of read requests responded to by this memory
+system.realview.nvmem.bw_read::cpu.inst 2 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu.data 1 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::total 3 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu.inst 2 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::total 2 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu.inst 2 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu.data 1 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::total 3 # Total bandwidth to/from this memory (bytes/s)
+system.membus.trans_dist::ReadReq 581631 # Transaction distribution
+system.membus.trans_dist::ReadResp 581631 # Transaction distribution
+system.membus.trans_dist::WriteReq 33712 # Transaction distribution
+system.membus.trans_dist::WriteResp 33712 # Transaction distribution
+system.membus.trans_dist::Writeback 1031061 # Transaction distribution
+system.membus.trans_dist::WriteInvalidateReq 1689719 # Transaction distribution
+system.membus.trans_dist::WriteInvalidateResp 1689719 # Transaction distribution
+system.membus.trans_dist::UpgradeReq 40041 # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq 1 # Transaction distribution
+system.membus.trans_dist::UpgradeResp 40042 # Transaction distribution
+system.membus.trans_dist::ReadExReq 1025075 # Transaction distribution
+system.membus.trans_dist::ReadExResp 1025075 # Transaction distribution
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 122798 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 58 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 6654 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 7410875 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::total 7540385 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 231034 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total 231034 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 7771419 # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 155928 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 132 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 13308 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 264848480 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::total 265017848 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7392896 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total 7392896 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total 272410744 # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops 0 # Total snoops (count)
+system.membus.snoop_fanout::samples 4290796 # Request fanout histogram
+system.membus.snoop_fanout::mean 1 # Request fanout histogram
+system.membus.snoop_fanout::stdev 0 # Request fanout histogram
+system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
+system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
+system.membus.snoop_fanout::1 4290796 100.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::min_value 1 # Request fanout histogram
+system.membus.snoop_fanout::max_value 1 # Request fanout histogram
+system.membus.snoop_fanout::total 4290796 # Request fanout histogram
+system.realview.ethernet.txBytes 966 # Bytes Transmitted
+system.realview.ethernet.txPackets 3 # Number of Packets Transmitted
+system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device
+system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device
+system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device
+system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
+system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
+system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
+system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
+system.realview.ethernet.totBandwidth 151 # Total Bandwidth (bits/s)
+system.realview.ethernet.totPackets 3 # Total Packets
+system.realview.ethernet.totBytes 966 # Total Bytes
+system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s)
+system.realview.ethernet.txBandwidth 151 # Transmit Bandwidth (bits/s)
+system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s)
+system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU
+system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post
+system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR
+system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
+system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post
+system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
+system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
+system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post
+system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR
+system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
+system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post
+system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
+system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
+system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post
+system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR
+system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
+system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post
+system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
+system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
+system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post
+system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
+system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
+system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post
+system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
+system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post
+system.realview.ethernet.postedInterrupts 13 # number of posts to CPU
+system.realview.ethernet.droppedPackets 0 # number of packets dropped
+system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD).
+system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD).
+system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD).
+system.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes.
+system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes.
+system.cf0.dma_write_txs 1669 # Number of DMA write transactions.
+system.iobus.trans_dist::ReadReq 40295 # Transaction distribution
+system.iobus.trans_dist::ReadResp 40295 # Transaction distribution
+system.iobus.trans_dist::WriteReq 136621 # Transaction distribution
+system.iobus.trans_dist::WriteResp 29957 # Transaction distribution
+system.iobus.trans_dist::WriteInvalidateResp 106664 # Transaction distribution
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47916 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total 122798 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230954 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total 230954 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total 353832 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47936 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::total 155928 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334248 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total 7334248 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size::total 7492262 # Cumulative packet size per connected master and slave (bytes)
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.dtb.inst_hits 0 # ITB inst hits
+system.cpu.dtb.inst_misses 0 # ITB inst misses
+system.cpu.dtb.read_hits 183545113 # DTB read hits
+system.cpu.dtb.read_misses 195347 # DTB read misses
+system.cpu.dtb.write_hits 167775000 # DTB write hits
+system.cpu.dtb.write_misses 71236 # DTB write misses
+system.cpu.dtb.flush_tlb 11 # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid 49771 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.flush_tlb_asid 1139 # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_entries 82503 # Number of entries that have been flushed from TLB
+system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.prefetch_faults 9078 # Number of TLB faults due to prefetch
+system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dtb.perms_faults 21651 # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.read_accesses 183740460 # DTB read accesses
+system.cpu.dtb.write_accesses 167846236 # DTB write accesses
+system.cpu.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu.dtb.hits 351320113 # DTB hits
+system.cpu.dtb.misses 266583 # DTB misses
+system.cpu.dtb.accesses 351586696 # DTB accesses
+system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.itb.inst_hits 982679430 # ITB inst hits
+system.cpu.itb.inst_misses 126834 # ITB inst misses
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.itb.flush_tlb 11 # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid 49771 # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.flush_tlb_asid 1139 # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_entries 58073 # Number of entries that have been flushed from TLB
+system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.inst_accesses 982806264 # ITB inst accesses
+system.cpu.itb.hits 982679430 # DTB hits
+system.cpu.itb.misses 126834 # DTB misses
+system.cpu.itb.accesses 982806264 # DTB accesses
+system.cpu.numCycles 102222351148 # number of cpu cycles simulated
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.committedInsts 982202425 # Number of instructions committed
+system.cpu.committedOps 1154300154 # Number of ops (including micro ops) committed
+system.cpu.num_int_alu_accesses 1057881248 # Number of integer alu accesses
+system.cpu.num_fp_alu_accesses 881349 # Number of float alu accesses
+system.cpu.num_func_calls 56834159 # number of times a function call or return occured
+system.cpu.num_conditional_control_insts 151623535 # number of instructions that are conditional controls
+system.cpu.num_int_insts 1057881248 # number of integer instructions
+system.cpu.num_fp_insts 881349 # number of float instructions
+system.cpu.num_int_register_reads 1560758600 # number of times the integer registers were read
+system.cpu.num_int_register_writes 840516230 # number of times the integer registers were written
+system.cpu.num_fp_register_reads 1419767 # number of times the floating registers were read
+system.cpu.num_fp_register_writes 748560 # number of times the floating registers were written
+system.cpu.num_cc_register_reads 264018450 # number of times the CC registers were read
+system.cpu.num_cc_register_writes 263440675 # number of times the CC registers were written
+system.cpu.num_mem_refs 351539543 # number of memory refs
+system.cpu.num_load_insts 183712417 # Number of load instructions
+system.cpu.num_store_insts 167827126 # Number of store instructions
+system.cpu.num_idle_cycles 101067404227.616409 # Number of idle cycles
+system.cpu.num_busy_cycles 1154946920.383593 # Number of busy cycles
+system.cpu.not_idle_fraction 0.011298 # Percentage of non-idle cycles
+system.cpu.idle_fraction 0.988702 # Percentage of idle cycles
+system.cpu.Branches 219533477 # Number of branches fetched
+system.cpu.op_class::No_OpClass 1 0.00% 0.00% # Class of executed instruction
+system.cpu.op_class::IntAlu 800832645 69.34% 69.34% # Class of executed instruction
+system.cpu.op_class::IntMult 2354384 0.20% 69.54% # Class of executed instruction
+system.cpu.op_class::IntDiv 100543 0.01% 69.55% # Class of executed instruction
+system.cpu.op_class::FloatAdd 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::FloatCmp 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::FloatCvt 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::FloatMult 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::FloatDiv 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::FloatSqrt 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdAdd 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdAddAcc 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdAlu 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdCmp 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdCvt 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdMisc 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdMult 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdMultAcc 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdShift 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdShiftAcc 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdSqrt 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdFloatAdd 8 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdFloatAlu 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdFloatCmp 13 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdFloatCvt 21 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdFloatDiv 0 0.00% 69.55% # Class of executed instruction
+system.cpu.op_class::SimdFloatMisc 107822 0.01% 69.56% # Class of executed instruction
+system.cpu.op_class::SimdFloatMult 0 0.00% 69.56% # Class of executed instruction
+system.cpu.op_class::SimdFloatMultAcc 0 0.00% 69.56% # Class of executed instruction
+system.cpu.op_class::SimdFloatSqrt 0 0.00% 69.56% # Class of executed instruction
+system.cpu.op_class::MemRead 183712417 15.91% 85.47% # Class of executed instruction
+system.cpu.op_class::MemWrite 167827126 14.53% 100.00% # Class of executed instruction
+system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::total 1154934980 # Class of executed instruction
+system.cpu.kern.inst.arm 0 # number of arm instructions executed
+system.cpu.kern.inst.quiesce 16775 # number of quiesce instructions executed
+system.cpu.icache.tags.replacements 14265263 # number of replacements
+system.cpu.icache.tags.tagsinuse 511.984599 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 968528346 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 14265775 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 67.891744 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 6061930000 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 511.984599 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.999970 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.999970 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::0 184 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 239 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 89 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.tag_accesses 997059906 # Number of tag accesses
+system.cpu.icache.tags.data_accesses 997059906 # Number of data accesses
+system.cpu.icache.ReadReq_hits::cpu.inst 968528346 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 968528346 # number of ReadReq hits
+system.cpu.icache.demand_hits::cpu.inst 968528346 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 968528346 # number of demand (read+write) hits
+system.cpu.icache.overall_hits::cpu.inst 968528346 # number of overall hits
+system.cpu.icache.overall_hits::total 968528346 # number of overall hits
+system.cpu.icache.ReadReq_misses::cpu.inst 14265780 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 14265780 # number of ReadReq misses
+system.cpu.icache.demand_misses::cpu.inst 14265780 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 14265780 # number of demand (read+write) misses
+system.cpu.icache.overall_misses::cpu.inst 14265780 # number of overall misses
+system.cpu.icache.overall_misses::total 14265780 # number of overall misses
+system.cpu.icache.ReadReq_accesses::cpu.inst 982794126 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 982794126 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.demand_accesses::cpu.inst 982794126 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 982794126 # number of demand (read+write) accesses
+system.cpu.icache.overall_accesses::cpu.inst 982794126 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 982794126 # number of overall (read+write) accesses
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.014516 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.014516 # miss rate for ReadReq accesses
+system.cpu.icache.demand_miss_rate::cpu.inst 0.014516 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.014516 # miss rate for demand accesses
+system.cpu.icache.overall_miss_rate::cpu.inst 0.014516 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.014516 # miss rate for overall accesses
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.tags.replacements 1249729 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 64613.042707 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 29358469 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 1311519 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 22.385089 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 13800320247500 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.occ_blocks::writebacks 36056.727460 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 328.031175 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 484.456162 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 6427.999826 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 21315.828084 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.550182 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.005005 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.007392 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.098083 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.data 0.325254 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.985917 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1023 450 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 61340 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1023::0 2 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1023::1 4 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1023::2 5 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1023::4 439 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 47 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 314 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 2192 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4810 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 53977 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1023 0.006866 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.935974 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.tag_accesses 283403664 # Number of tag accesses
+system.cpu.l2cache.tags.data_accesses 283403664 # Number of data accesses
+system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 505204 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 246769 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::cpu.inst 14188853 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::cpu.data 7449612 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 22390438 # number of ReadReq hits
+system.cpu.l2cache.Writeback_hits::writebacks 7859784 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 7859784 # number of Writeback hits
+system.cpu.l2cache.UpgradeReq_hits::cpu.data 11730 # number of UpgradeReq hits
+system.cpu.l2cache.UpgradeReq_hits::total 11730 # number of UpgradeReq hits
+system.cpu.l2cache.ReadExReq_hits::cpu.data 1491359 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 1491359 # number of ReadExReq hits
+system.cpu.l2cache.demand_hits::cpu.dtb.walker 505204 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.itb.walker 246769 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.inst 14188853 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.data 8940971 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 23881797 # number of demand (read+write) hits
+system.cpu.l2cache.overall_hits::cpu.dtb.walker 505204 # number of overall hits
+system.cpu.l2cache.overall_hits::cpu.itb.walker 246769 # number of overall hits
+system.cpu.l2cache.overall_hits::cpu.inst 14188853 # number of overall hits
+system.cpu.l2cache.overall_hits::cpu.data 8940971 # number of overall hits
+system.cpu.l2cache.overall_hits::total 23881797 # number of overall hits
+system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 10535 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 15254 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 76927 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.data 393333 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 496049 # number of ReadReq misses
+system.cpu.l2cache.UpgradeReq_misses::cpu.data 39478 # number of UpgradeReq misses
+system.cpu.l2cache.UpgradeReq_misses::total 39478 # number of UpgradeReq misses
+system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 1 # number of SCUpgradeReq misses
+system.cpu.l2cache.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses
+system.cpu.l2cache.ReadExReq_misses::cpu.data 1025635 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 1025635 # number of ReadExReq misses
+system.cpu.l2cache.demand_misses::cpu.dtb.walker 10535 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.itb.walker 15254 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.inst 76927 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.data 1418968 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 1521684 # number of demand (read+write) misses
+system.cpu.l2cache.overall_misses::cpu.dtb.walker 10535 # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.itb.walker 15254 # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.inst 76927 # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.data 1418968 # number of overall misses
+system.cpu.l2cache.overall_misses::total 1521684 # number of overall misses
+system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 515739 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 262023 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 14265780 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.data 7842945 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 22886487 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::writebacks 7859784 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 7859784 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_accesses::cpu.data 51208 # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_accesses::total 51208 # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 1 # number of SCUpgradeReq accesses(hits+misses)
+system.cpu.l2cache.SCUpgradeReq_accesses::total 1 # number of SCUpgradeReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::cpu.data 2516994 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 2516994 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.demand_accesses::cpu.dtb.walker 515739 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.itb.walker 262023 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.inst 14265780 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.data 10359939 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 25403481 # number of demand (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.dtb.walker 515739 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.itb.walker 262023 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.inst 14265780 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.data 10359939 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 25403481 # number of overall (read+write) accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.020427 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.058216 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.005392 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.050151 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.021674 # miss rate for ReadReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.770934 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::total 0.770934 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 1 # miss rate for SCUpgradeReq accesses
+system.cpu.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.407484 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.407484 # miss rate for ReadExReq accesses
+system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.020427 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.058216 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.005392 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.data 0.136967 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.059901 # miss rate for demand accesses
+system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.020427 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.058216 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.005392 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.data 0.136967 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.059901 # miss rate for overall accesses
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.writebacks::writebacks 1031061 # number of writebacks
+system.cpu.l2cache.writebacks::total 1031061 # number of writebacks
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.tags.replacements 11606184 # number of replacements
+system.cpu.dcache.tags.tagsinuse 511.999719 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 339855980 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 11606696 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 29.281027 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 33050500 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 511.999719 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.999999 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.999999 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 199 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 297 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 16 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.tag_accesses 1417457465 # Number of tag accesses
+system.cpu.dcache.tags.data_accesses 1417457465 # Number of data accesses
+system.cpu.dcache.ReadReq_hits::cpu.data 171111123 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 171111123 # number of ReadReq hits
+system.cpu.dcache.WriteReq_hits::cpu.data 159073587 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 159073587 # number of WriteReq hits
+system.cpu.dcache.SoftPFReq_hits::cpu.data 424480 # number of SoftPFReq hits
+system.cpu.dcache.SoftPFReq_hits::total 424480 # number of SoftPFReq hits
+system.cpu.dcache.WriteInvalidateReq_hits::cpu.data 1583055 # number of WriteInvalidateReq hits
+system.cpu.dcache.WriteInvalidateReq_hits::total 1583055 # number of WriteInvalidateReq hits
+system.cpu.dcache.LoadLockedReq_hits::cpu.data 4303648 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_hits::total 4303648 # number of LoadLockedReq hits
+system.cpu.dcache.StoreCondReq_hits::cpu.data 4555648 # number of StoreCondReq hits
+system.cpu.dcache.StoreCondReq_hits::total 4555648 # number of StoreCondReq hits
+system.cpu.dcache.demand_hits::cpu.data 330184710 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 330184710 # number of demand (read+write) hits
+system.cpu.dcache.overall_hits::cpu.data 330609190 # number of overall hits
+system.cpu.dcache.overall_hits::total 330609190 # number of overall hits
+system.cpu.dcache.ReadReq_misses::cpu.data 6002953 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 6002953 # number of ReadReq misses
+system.cpu.dcache.WriteReq_misses::cpu.data 2568202 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 2568202 # number of WriteReq misses
+system.cpu.dcache.SoftPFReq_misses::cpu.data 1586188 # number of SoftPFReq misses
+system.cpu.dcache.SoftPFReq_misses::total 1586188 # number of SoftPFReq misses
+system.cpu.dcache.LoadLockedReq_misses::cpu.data 253804 # number of LoadLockedReq misses
+system.cpu.dcache.LoadLockedReq_misses::total 253804 # number of LoadLockedReq misses
+system.cpu.dcache.StoreCondReq_misses::cpu.data 1 # number of StoreCondReq misses
+system.cpu.dcache.StoreCondReq_misses::total 1 # number of StoreCondReq misses
+system.cpu.dcache.demand_misses::cpu.data 8571155 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 8571155 # number of demand (read+write) misses
+system.cpu.dcache.overall_misses::cpu.data 10157343 # number of overall misses
+system.cpu.dcache.overall_misses::total 10157343 # number of overall misses
+system.cpu.dcache.ReadReq_accesses::cpu.data 177114076 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 177114076 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::cpu.data 161641789 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 161641789 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.SoftPFReq_accesses::cpu.data 2010668 # number of SoftPFReq accesses(hits+misses)
+system.cpu.dcache.SoftPFReq_accesses::total 2010668 # number of SoftPFReq accesses(hits+misses)
+system.cpu.dcache.WriteInvalidateReq_accesses::cpu.data 1583055 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu.dcache.WriteInvalidateReq_accesses::total 1583055 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses::cpu.data 4557452 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses::total 4557452 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_accesses::cpu.data 4555649 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_accesses::total 4555649 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.demand_accesses::cpu.data 338755865 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 338755865 # number of demand (read+write) accesses
+system.cpu.dcache.overall_accesses::cpu.data 340766533 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 340766533 # number of overall (read+write) accesses
+system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.033893 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.033893 # miss rate for ReadReq accesses
+system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.015888 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.015888 # miss rate for WriteReq accesses
+system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.788886 # miss rate for SoftPFReq accesses
+system.cpu.dcache.SoftPFReq_miss_rate::total 0.788886 # miss rate for SoftPFReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.055690 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.055690 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000000 # miss rate for StoreCondReq accesses
+system.cpu.dcache.StoreCondReq_miss_rate::total 0.000000 # miss rate for StoreCondReq accesses
+system.cpu.dcache.demand_miss_rate::cpu.data 0.025302 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.025302 # miss rate for demand accesses
+system.cpu.dcache.overall_miss_rate::cpu.data 0.029807 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.029807 # miss rate for overall accesses
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.fast_writes 1583055 # number of fast writes performed
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.writebacks::writebacks 7859784 # number of writebacks
+system.cpu.dcache.writebacks::total 7859784 # number of writebacks
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.toL2Bus.trans_dist::ReadReq 23338761 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 23338761 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteReq 33712 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteResp 33712 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 7859784 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteInvalidateReq 1583055 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteInvalidateResp 1583055 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::UpgradeReq 51208 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::SCUpgradeReq 1 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::UpgradeResp 51209 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 2516994 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 2516994 # Transaction distribution
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 28617810 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 31982828 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 758208 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 1548400 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 62907246 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 913182420 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1267567780 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 3032832 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 6193600 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size::total 2189976632 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.snoops 116124 # Total snoops (count)
+system.cpu.toL2Bus.snoop_fanout::samples 35388588 # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::mean 5.003264 # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::stdev 0.057040 # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::5 35273071 99.67% 99.67% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::6 115517 0.33% 100.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::total 35388588 # Request fanout histogram
+system.iocache.tags.replacements 115459 # number of replacements
+system.iocache.tags.tagsinuse 10.407111 # Cycle average of tags in use
+system.iocache.tags.total_refs 3 # Total number of references to valid blocks.
+system.iocache.tags.sampled_refs 115475 # Sample count of references to valid blocks.
+system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks.
+system.iocache.tags.warmup_cycle 13082113302009 # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ethernet 3.554597 # Average occupied blocks per requestor
+system.iocache.tags.occ_blocks::realview.ide 6.852514 # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ethernet 0.222162 # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::realview.ide 0.428282 # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total 0.650444 # Average percentage of cache occupancy
+system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
+system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id
+system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
+system.iocache.tags.tag_accesses 1039650 # Number of tag accesses
+system.iocache.tags.data_accesses 1039650 # Number of data accesses
+system.iocache.WriteInvalidateReq_hits::realview.ide 106664 # number of WriteInvalidateReq hits
+system.iocache.WriteInvalidateReq_hits::total 106664 # number of WriteInvalidateReq hits
+system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses
+system.iocache.ReadReq_misses::realview.ide 8813 # number of ReadReq misses
+system.iocache.ReadReq_misses::total 8850 # number of ReadReq misses
+system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses
+system.iocache.WriteReq_misses::total 3 # number of WriteReq misses
+system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses
+system.iocache.demand_misses::realview.ide 8813 # number of demand (read+write) misses
+system.iocache.demand_misses::total 8853 # number of demand (read+write) misses
+system.iocache.overall_misses::realview.ethernet 40 # number of overall misses
+system.iocache.overall_misses::realview.ide 8813 # number of overall misses
+system.iocache.overall_misses::total 8853 # number of overall misses
+system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::realview.ide 8813 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total 8850 # number of ReadReq accesses(hits+misses)
+system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteInvalidateReq_accesses::realview.ide 106664 # number of WriteInvalidateReq accesses(hits+misses)
+system.iocache.WriteInvalidateReq_accesses::total 106664 # number of WriteInvalidateReq accesses(hits+misses)
+system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses
+system.iocache.demand_accesses::realview.ide 8813 # number of demand (read+write) accesses
+system.iocache.demand_accesses::total 8853 # number of demand (read+write) accesses
+system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses
+system.iocache.overall_accesses::realview.ide 8813 # number of overall (read+write) accesses
+system.iocache.overall_accesses::total 8853 # number of overall (read+write) accesses
+system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
+system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
+system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
+system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
+system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.iocache.blocked::no_targets 0 # number of cycles access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.iocache.fast_writes 106664 # number of fast writes performed
+system.iocache.cache_copies 0 # number of cache copies performed
+system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
+
+---------- End Simulation Statistics ----------
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/config.ini b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/config.ini
new file mode 100644
index 000000000..bc3129ffa
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/config.ini
@@ -0,0 +1,1569 @@
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=true
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=LinuxArmSystem
+children=bridge cf0 clk_domain cpu0 cpu1 cpu_clk_domain dvfs_handler intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver voltage_domain
+atags_addr=134217728
+boot_loader=/projects/pd/randd/dist/binaries/boot_emm.arm64
+boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=256MB root=/dev/sda1
+boot_release_addr=65528
+cache_line_size=64
+clk_domain=system.clk_domain
+dtb_filename=/projects/pd/randd/dist/binaries/vexpress.aarch64.20140821.dtb
+early_kernel_symbols=false
+enable_context_switch_stats_dump=false
+eventq_index=0
+flags_addr=469827632
+gic_cpu_addr=738205696
+have_generic_timer=false
+have_large_asid_64=false
+have_lpae=false
+have_security=false
+have_virtualization=false
+highest_el_is_64=false
+init_param=0
+kernel=/projects/pd/randd/dist/binaries/vmlinux.aarch64.20140821
+kernel_addr_check=true
+load_addr_mask=268435455
+load_offset=2147483648
+machine_type=VExpress_EMM64
+mem_mode=timing
+mem_ranges=2147483648:2415919103
+memories=system.physmem system.realview.nvmem system.realview.vram
+multi_proc=true
+num_work_ids=16
+panic_on_oops=true
+panic_on_panic=true
+phys_addr_range_64=40
+readfile=/work/gem5.latest/tests/halt.sh
+reset_addr_64=0
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[1]
+
+[system.bridge]
+type=Bridge
+clk_domain=system.clk_domain
+delay=50000
+eventq_index=0
+ranges=788529152:805306367 721420288:725614591 805306368:1073741823 1073741824:1610612735 402653184:469762047 469762048:536870911
+req_size=16
+resp_size=16
+master=system.iobus.slave[0]
+slave=system.membus.master[0]
+
+[system.cf0]
+type=IdeDisk
+children=image
+delay=1000000
+driveID=master
+eventq_index=0
+image=system.cf0.image
+
+[system.cf0.image]
+type=CowDiskImage
+children=child
+child=system.cf0.image.child
+eventq_index=0
+image_file=
+read_only=false
+table_size=65536
+
+[system.cf0.image.child]
+type=RawDiskImage
+eventq_index=0
+image_file=/projects/pd/randd/dist/disks/linaro-minimal-aarch64.img
+read_only=true
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.cpu0]
+type=TimingSimpleCPU
+children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer
+branchPred=Null
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu0.dstage2_mmu
+dtb=system.cpu0.dtb
+eventq_index=0
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu0.interrupts
+isa=system.cpu0.isa
+istage2_mmu=system.cpu0.istage2_mmu
+itb=system.cpu0.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+system=system
+tracer=system.cpu0.tracer
+workload=
+dcache_port=system.cpu0.dcache.cpu_side
+icache_port=system.cpu0.icache.cpu_side
+
+[system.cpu0.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=6
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu0.dcache.tags
+tgts_per_mshr=8
+two_queue=false
+write_buffers=16
+cpu_side=system.cpu0.dcache_port
+mem_side=system.cpu0.toL2Bus.slave[1]
+
+[system.cpu0.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu0.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu0.dstage2_mmu.stage2_tlb
+tlb=system.cpu0.dtb
+
+[system.cpu0.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu0.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu0.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu0.toL2Bus.slave[5]
+
+[system.cpu0.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu0.dtb.walker
+
+[system.cpu0.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu0.toL2Bus.slave[3]
+
+[system.cpu0.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=1
+is_top_level=true
+max_miss_count=0
+mshrs=2
+prefetch_on_access=false
+prefetcher=Null
+response_latency=1
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu0.icache.tags
+tgts_per_mshr=8
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu0.icache_port
+mem_side=system.cpu0.toL2Bus.slave[0]
+
+[system.cpu0.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=1
+sequential_access=false
+size=32768
+
+[system.cpu0.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu0.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+pmu=Null
+system=system
+
+[system.cpu0.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu0.istage2_mmu.stage2_tlb
+tlb=system.cpu0.itb
+
+[system.cpu0.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu0.istage2_mmu.stage2_tlb.walker
+
+[system.cpu0.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu0.toL2Bus.slave[4]
+
+[system.cpu0.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu0.itb.walker
+
+[system.cpu0.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu0.toL2Bus.slave[2]
+
+[system.cpu0.l2cache]
+type=BaseCache
+children=prefetcher tags
+addr_ranges=0:18446744073709551615
+assoc=16
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=12
+is_top_level=false
+max_miss_count=0
+mshrs=16
+prefetch_on_access=true
+prefetcher=system.cpu0.l2cache.prefetcher
+response_latency=12
+sequential_access=false
+size=1048576
+system=system
+tags=system.cpu0.l2cache.tags
+tgts_per_mshr=8
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu0.toL2Bus.master[0]
+mem_side=system.toL2Bus.slave[0]
+
+[system.cpu0.l2cache.prefetcher]
+type=StridePrefetcher
+clk_domain=system.cpu_clk_domain
+cross_pages=false
+data_accesses_only=false
+degree=8
+eventq_index=0
+inst_tagged=true
+latency=1
+on_miss_only=false
+on_prefetch=true
+on_read_only=false
+serial_squash=false
+size=100
+sys=system
+use_master_id=true
+
+[system.cpu0.l2cache.tags]
+type=RandomRepl
+assoc=16
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=12
+sequential_access=false
+size=1048576
+
+[system.cpu0.toL2Bus]
+type=CoherentXBar
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+snoop_filter=Null
+system=system
+use_default_range=false
+width=32
+master=system.cpu0.l2cache.cpu_side
+slave=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu0.itb.walker.port system.cpu0.dtb.walker.port system.cpu0.istage2_mmu.stage2_tlb.walker.port system.cpu0.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu0.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu1]
+type=TimingSimpleCPU
+children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer
+branchPred=Null
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=1
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu1.dstage2_mmu
+dtb=system.cpu1.dtb
+eventq_index=0
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu1.interrupts
+isa=system.cpu1.isa
+istage2_mmu=system.cpu1.istage2_mmu
+itb=system.cpu1.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+system=system
+tracer=system.cpu1.tracer
+workload=
+dcache_port=system.cpu1.dcache.cpu_side
+icache_port=system.cpu1.icache.cpu_side
+
+[system.cpu1.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=6
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu1.dcache.tags
+tgts_per_mshr=8
+two_queue=false
+write_buffers=16
+cpu_side=system.cpu1.dcache_port
+mem_side=system.cpu1.toL2Bus.slave[1]
+
+[system.cpu1.dcache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu1.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu1.dstage2_mmu.stage2_tlb
+tlb=system.cpu1.dtb
+
+[system.cpu1.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu1.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu1.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu1.toL2Bus.slave[5]
+
+[system.cpu1.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu1.dtb.walker
+
+[system.cpu1.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu1.toL2Bus.slave[3]
+
+[system.cpu1.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=2
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=1
+is_top_level=true
+max_miss_count=0
+mshrs=2
+prefetch_on_access=false
+prefetcher=Null
+response_latency=1
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu1.icache.tags
+tgts_per_mshr=8
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu1.icache_port
+mem_side=system.cpu1.toL2Bus.slave[0]
+
+[system.cpu1.icache.tags]
+type=LRU
+assoc=2
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=1
+sequential_access=false
+size=32768
+
+[system.cpu1.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu1.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+pmu=Null
+system=system
+
+[system.cpu1.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu1.istage2_mmu.stage2_tlb
+tlb=system.cpu1.itb
+
+[system.cpu1.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu1.istage2_mmu.stage2_tlb.walker
+
+[system.cpu1.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu1.toL2Bus.slave[4]
+
+[system.cpu1.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu1.itb.walker
+
+[system.cpu1.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu1.toL2Bus.slave[2]
+
+[system.cpu1.l2cache]
+type=BaseCache
+children=prefetcher tags
+addr_ranges=0:18446744073709551615
+assoc=16
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=12
+is_top_level=false
+max_miss_count=0
+mshrs=16
+prefetch_on_access=true
+prefetcher=system.cpu1.l2cache.prefetcher
+response_latency=12
+sequential_access=false
+size=1048576
+system=system
+tags=system.cpu1.l2cache.tags
+tgts_per_mshr=8
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu1.toL2Bus.master[0]
+mem_side=system.toL2Bus.slave[1]
+
+[system.cpu1.l2cache.prefetcher]
+type=StridePrefetcher
+clk_domain=system.cpu_clk_domain
+cross_pages=false
+data_accesses_only=false
+degree=8
+eventq_index=0
+inst_tagged=true
+latency=1
+on_miss_only=false
+on_prefetch=true
+on_read_only=false
+serial_squash=false
+size=100
+sys=system
+use_master_id=true
+
+[system.cpu1.l2cache.tags]
+type=RandomRepl
+assoc=16
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=12
+sequential_access=false
+size=1048576
+
+[system.cpu1.toL2Bus]
+type=CoherentXBar
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+snoop_filter=Null
+system=system
+use_default_range=false
+width=32
+master=system.cpu1.l2cache.cpu_side
+slave=system.cpu1.icache.mem_side system.cpu1.dcache.mem_side system.cpu1.itb.walker.port system.cpu1.dtb.walker.port system.cpu1.istage2_mmu.stage2_tlb.walker.port system.cpu1.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu1.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=system.clk_domain
+transition_latency=100000000
+
+[system.intrctrl]
+type=IntrControl
+eventq_index=0
+sys=system
+
+[system.iobus]
+type=NoncoherentXBar
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+use_default_range=true
+width=8
+default=system.realview.pciconfig.pio
+master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.hdlcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.rtc.pio system.realview.vram.port system.realview.l2x0_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.aaci_fake.pio system.realview.lan_fake.pio system.realview.usb_fake.pio system.realview.mmc_fake.pio system.realview.energy_ctrl.pio system.realview.ide.pio system.realview.ide.config system.realview.ethernet.pio system.realview.ethernet.config system.iocache.cpu_side
+slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma system.realview.ide.dma system.realview.ethernet.dma
+
+[system.iocache]
+type=BaseCache
+children=tags
+addr_ranges=2147483648:2415919103
+assoc=8
+clk_domain=system.clk_domain
+eventq_index=0
+forward_snoops=false
+hit_latency=50
+is_top_level=true
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=50
+sequential_access=false
+size=1024
+system=system
+tags=system.iocache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.iobus.master[27]
+mem_side=system.membus.slave[3]
+
+[system.iocache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+hit_latency=50
+sequential_access=false
+size=1024
+
+[system.l2c]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=4194304
+system=system
+tags=system.l2c.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.toL2Bus.master[0]
+mem_side=system.membus.slave[2]
+
+[system.l2c.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=4194304
+
+[system.membus]
+type=CoherentXBar
+children=badaddr_responder
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+snoop_filter=Null
+system=system
+use_default_range=false
+width=8
+default=system.membus.badaddr_responder.pio
+master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.local_cpu_timer.pio system.realview.vgic.pio system.physmem.port
+slave=system.realview.hdlcd.dma system.system_port system.l2c.mem_side system.iocache.mem_side
+
+[system.membus.badaddr_responder]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=0
+pio_latency=100000
+pio_size=8
+ret_bad_addr=true
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=warn
+pio=system.membus.default
+
+[system.physmem]
+type=DRAMCtrl
+IDD0=0.075000
+IDD02=0.000000
+IDD2N=0.050000
+IDD2N2=0.000000
+IDD2P0=0.000000
+IDD2P02=0.000000
+IDD2P1=0.000000
+IDD2P12=0.000000
+IDD3N=0.057000
+IDD3N2=0.000000
+IDD3P0=0.000000
+IDD3P02=0.000000
+IDD3P1=0.000000
+IDD3P12=0.000000
+IDD4R=0.187000
+IDD4R2=0.000000
+IDD4W=0.165000
+IDD4W2=0.000000
+IDD5=0.220000
+IDD52=0.000000
+IDD6=0.000000
+IDD62=0.000000
+VDD=1.500000
+VDD2=0.000000
+activation_limit=4
+addr_mapping=RoRaBaChCo
+bank_groups_per_rank=0
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=536870912
+devices_per_rank=8
+dll=true
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=2147483648:2415919103
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCCD_L=0
+tCK=1250
+tCL=13750
+tCS=2500
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=260000
+tRP=13750
+tRRD=6000
+tRRD_L=0
+tRTP=7500
+tRTW=2500
+tWR=15000
+tWTR=7500
+tXAW=30000
+tXP=0
+tXPDLL=0
+tXS=0
+tXSDLL=0
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[5]
+
+[system.realview]
+type=RealView
+children=aaci_fake cf_ctrl clcd energy_ctrl ethernet generic_timer gic hdlcd ide kmi0 kmi1 l2x0_fake lan_fake local_cpu_timer mmc_fake nvmem pciconfig realview_io rtc sp810_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake usb_fake vgic vram watchdog_fake
+eventq_index=0
+intrctrl=system.intrctrl
+pci_cfg_base=805306368
+pci_cfg_gen_offsets=true
+pci_io_base=788529152
+system=system
+
+[system.realview.aaci_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470024192
+pio_latency=100000
+system=system
+pio=system.iobus.master[18]
+
+[system.realview.cf_ctrl]
+type=IdeController
+BAR0=471465984
+BAR0LegacyIO=true
+BAR0Size=256
+BAR1=471466240
+BAR1LegacyIO=true
+BAR1Size=4096
+BAR2=1
+BAR2LegacyIO=false
+BAR2Size=8
+BAR3=1
+BAR3LegacyIO=false
+BAR3Size=4
+BAR4=1
+BAR4LegacyIO=false
+BAR4Size=16
+BAR5=1
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=1
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=31
+InterruptPin=1
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=133
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+ctrl_offset=2
+disks=
+eventq_index=0
+io_shift=2
+pci_bus=2
+pci_dev=0
+pci_func=0
+pio_latency=30000
+platform=system.realview
+system=system
+config=system.iobus.master[9]
+dma=system.iobus.slave[2]
+pio=system.iobus.master[8]
+
+[system.realview.clcd]
+type=Pl111
+amba_id=1315089
+clk_domain=system.clk_domain
+enable_capture=true
+eventq_index=0
+gic=system.realview.gic
+int_num=46
+pio_addr=471793664
+pio_latency=10000
+pixel_clock=41667
+system=system
+vnc=system.vncserver
+dma=system.iobus.slave[1]
+pio=system.iobus.master[4]
+
+[system.realview.energy_ctrl]
+type=EnergyCtrl
+clk_domain=system.clk_domain
+dvfs_handler=system.dvfs_handler
+eventq_index=0
+pio_addr=470286336
+pio_latency=100000
+system=system
+pio=system.iobus.master[22]
+
+[system.realview.ethernet]
+type=IGbE
+BAR0=0
+BAR0LegacyIO=false
+BAR0Size=131072
+BAR1=0
+BAR1LegacyIO=false
+BAR1Size=0
+BAR2=0
+BAR2LegacyIO=false
+BAR2Size=0
+BAR3=0
+BAR3LegacyIO=false
+BAR3Size=0
+BAR4=0
+BAR4LegacyIO=false
+BAR4Size=0
+BAR5=0
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=2
+Command=0
+DeviceID=4213
+ExpansionROM=0
+HeaderType=0
+InterruptLine=1
+InterruptPin=1
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=255
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=0
+Revision=0
+Status=0
+SubClassCode=0
+SubsystemID=4104
+SubsystemVendorID=32902
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+eventq_index=0
+fetch_comp_delay=10000
+fetch_delay=10000
+hardware_address=00:90:00:00:00:01
+pci_bus=0
+pci_dev=0
+pci_func=0
+phy_epid=896
+phy_pid=680
+pio_latency=30000
+platform=system.realview
+rx_desc_cache_size=64
+rx_fifo_size=393216
+rx_write_delay=0
+system=system
+tx_desc_cache_size=64
+tx_fifo_size=393216
+tx_read_delay=0
+wb_comp_delay=10000
+wb_delay=10000
+config=system.iobus.master[26]
+dma=system.iobus.slave[4]
+pio=system.iobus.master[25]
+
+[system.realview.generic_timer]
+type=GenericTimer
+eventq_index=0
+gic=system.realview.gic
+int_num=29
+system=system
+
+[system.realview.gic]
+type=Pl390
+clk_domain=system.clk_domain
+cpu_addr=738205696
+cpu_pio_delay=10000
+dist_addr=738201600
+dist_pio_delay=10000
+eventq_index=0
+int_latency=10000
+it_lines=128
+msix_addr=0
+platform=system.realview
+system=system
+pio=system.membus.master[2]
+
+[system.realview.hdlcd]
+type=HDLcd
+amba_id=1314816
+clk_domain=system.clk_domain
+enable_capture=true
+eventq_index=0
+gic=system.realview.gic
+int_num=117
+pio_addr=721420288
+pio_latency=10000
+pixel_clock=7299
+system=system
+vnc=system.vncserver
+dma=system.membus.slave[0]
+pio=system.iobus.master[5]
+
+[system.realview.ide]
+type=IdeController
+BAR0=1
+BAR0LegacyIO=false
+BAR0Size=8
+BAR1=1
+BAR1LegacyIO=false
+BAR1Size=4
+BAR2=1
+BAR2LegacyIO=false
+BAR2Size=8
+BAR3=1
+BAR3LegacyIO=false
+BAR3Size=4
+BAR4=1
+BAR4LegacyIO=false
+BAR4Size=16
+BAR5=1
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=0
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=2
+InterruptPin=2
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=133
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+ctrl_offset=0
+disks=system.cf0
+eventq_index=0
+io_shift=0
+pci_bus=0
+pci_dev=1
+pci_func=0
+pio_latency=30000
+platform=system.realview
+system=system
+config=system.iobus.master[24]
+dma=system.iobus.slave[3]
+pio=system.iobus.master[23]
+
+[system.realview.kmi0]
+type=Pl050
+amba_id=1314896
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=1000000
+int_num=44
+is_mouse=false
+pio_addr=470155264
+pio_latency=100000
+system=system
+vnc=system.vncserver
+pio=system.iobus.master[6]
+
+[system.realview.kmi1]
+type=Pl050
+amba_id=1314896
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=1000000
+int_num=45
+is_mouse=true
+pio_addr=470220800
+pio_latency=100000
+system=system
+vnc=system.vncserver
+pio=system.iobus.master[7]
+
+[system.realview.l2x0_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=739246080
+pio_latency=100000
+pio_size=4095
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[12]
+
+[system.realview.lan_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=436207616
+pio_latency=100000
+pio_size=65535
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[19]
+
+[system.realview.local_cpu_timer]
+type=CpuLocalTimer
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_num_timer=29
+int_num_watchdog=30
+pio_addr=738721792
+pio_latency=100000
+system=system
+pio=system.membus.master[3]
+
+[system.realview.mmc_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470089728
+pio_latency=100000
+system=system
+pio=system.iobus.master[21]
+
+[system.realview.nvmem]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=true
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=0:67108863
+port=system.membus.master[1]
+
+[system.realview.pciconfig]
+type=PciConfigAll
+bus=0
+clk_domain=system.clk_domain
+eventq_index=0
+pio_addr=0
+pio_latency=30000
+platform=system.realview
+size=268435456
+system=system
+pio=system.iobus.default
+
+[system.realview.realview_io]
+type=RealViewCtrl
+clk_domain=system.clk_domain
+eventq_index=0
+idreg=35979264
+pio_addr=469827584
+pio_latency=100000
+proc_id0=335544320
+proc_id1=335544320
+system=system
+pio=system.iobus.master[1]
+
+[system.realview.rtc]
+type=PL031
+amba_id=3412017
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=100000
+int_num=36
+pio_addr=471269376
+pio_latency=100000
+system=system
+time=Thu Jan 1 00:00:00 2009
+pio=system.iobus.master[10]
+
+[system.realview.sp810_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=true
+pio_addr=469893120
+pio_latency=100000
+system=system
+pio=system.iobus.master[16]
+
+[system.realview.timer0]
+type=Sp804
+amba_id=1316868
+clk_domain=system.clk_domain
+clock0=1000000
+clock1=1000000
+eventq_index=0
+gic=system.realview.gic
+int_num0=34
+int_num1=34
+pio_addr=470876160
+pio_latency=100000
+system=system
+pio=system.iobus.master[2]
+
+[system.realview.timer1]
+type=Sp804
+amba_id=1316868
+clk_domain=system.clk_domain
+clock0=1000000
+clock1=1000000
+eventq_index=0
+gic=system.realview.gic
+int_num0=35
+int_num1=35
+pio_addr=470941696
+pio_latency=100000
+system=system
+pio=system.iobus.master[3]
+
+[system.realview.uart]
+type=Pl011
+clk_domain=system.clk_domain
+end_on_eot=false
+eventq_index=0
+gic=system.realview.gic
+int_delay=100000
+int_num=37
+pio_addr=470351872
+pio_latency=100000
+platform=system.realview
+system=system
+terminal=system.terminal
+pio=system.iobus.master[0]
+
+[system.realview.uart1_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470417408
+pio_latency=100000
+system=system
+pio=system.iobus.master[13]
+
+[system.realview.uart2_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470482944
+pio_latency=100000
+system=system
+pio=system.iobus.master[14]
+
+[system.realview.uart3_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470548480
+pio_latency=100000
+system=system
+pio=system.iobus.master[15]
+
+[system.realview.usb_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=452984832
+pio_latency=100000
+pio_size=131071
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[20]
+
+[system.realview.vgic]
+type=VGic
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+hv_addr=738213888
+pio_delay=10000
+platform=system.realview
+ppint=25
+system=system
+vcpu_addr=738222080
+pio=system.membus.master[4]
+
+[system.realview.vram]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=false
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=402653184:436207615
+port=system.iobus.master[11]
+
+[system.realview.watchdog_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470745088
+pio_latency=100000
+system=system
+pio=system.iobus.master[17]
+
+[system.terminal]
+type=Terminal
+eventq_index=0
+intr_control=system.intrctrl
+number=0
+output=true
+port=3456
+
+[system.toL2Bus]
+type=CoherentXBar
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+snoop_filter=Null
+system=system
+use_default_range=false
+width=8
+master=system.l2c.cpu_side
+slave=system.cpu0.l2cache.mem_side system.cpu1.l2cache.mem_side
+
+[system.vncserver]
+type=VncServer
+eventq_index=0
+frame_capture=false
+number=0
+port=5900
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/simerr b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/simerr
new file mode 100644
index 000000000..744db2c76
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/simerr
@@ -0,0 +1,11 @@
+warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
+warn: Highest ARM exception-level set to AArch32 but bootloader is for AArch64. Assuming you wanted these to match.
+warn: Sockets disabled, not accepting vnc client connections
+warn: Sockets disabled, not accepting terminal connections
+warn: Sockets disabled, not accepting gdb connections
+warn: Existing EnergyCtrl, but no enabled DVFSHandler found.
+warn: SCReg: Writing 0 to dcc0:site0:pos0:fn7:dev0
+warn: Tried to read RealView I/O at offset 0x60 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x48 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x8 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x48 that doesn't exist
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/simout b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/simout
new file mode 100644
index 000000000..1e0022357
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/simout
@@ -0,0 +1,17 @@
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled Oct 29 2014 15:46:15
+gem5 started Oct 29 2014 16:01:57
+gem5 executing on u200540-lin
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview64-simple-timing-dual -re /work/gem5.latest/tests/run.py build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview64-simple-timing-dual
+Selected 64-bit ARM architecture, updating default disk image...
+Global frequency set at 1000000000000 ticks per second
+info: kernel located at: /projects/pd/randd/dist/binaries/vmlinux.aarch64.20140821
+ 0: system.cpu0.isa: ISA system set to: 0x5b5eb00 0x5b5eb00
+ 0: system.cpu1.isa: ISA system set to: 0x5b5eb00 0x5b5eb00
+info: Using bootloader at address 0x10
+info: Using kernel entry physical address at 0x80080000
+info: Loading DTB file: /projects/pd/randd/dist/binaries/vexpress.aarch64.20140821.dtb at address 0x88000000
+info: Entering event queue @ 0. Starting simulation...
+Exiting @ tick 47438274662000 because m5_exit instruction encountered
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/stats.txt
new file mode 100644
index 000000000..092eed50c
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing-dual/stats.txt
@@ -0,0 +1,2933 @@
+
+---------- Begin Simulation Statistics ----------
+sim_seconds 47.438275 # Number of seconds simulated
+sim_ticks 47438274662000 # Number of ticks simulated
+final_tick 47438274662000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_freq 1000000000000 # Frequency of simulated ticks
+host_inst_rate 649244 # Simulator instruction rate (inst/s)
+host_op_rate 763603 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 34889420828 # Simulator tick rate (ticks/s)
+host_mem_usage 811016 # Number of bytes of host memory used
+host_seconds 1359.68 # Real time elapsed on the host
+sim_insts 882760938 # Number of instructions simulated
+sim_ops 1038251286 # Number of ops (including micro ops) simulated
+system.voltage_domain.voltage 1 # Voltage in Volts
+system.clk_domain.clock 1000 # Clock period in ticks
+system.physmem.bytes_read::realview.ide 477376 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.dtb.walker 221952 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker 405952 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst 701748 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data 13046680 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.l2cache.prefetcher 27196672 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker 278976 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.itb.walker 430208 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst 568824 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data 13928160 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.l2cache.prefetcher 27822464 # Number of bytes read from this memory
+system.physmem.bytes_read::total 85079012 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst 701748 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst 568824 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 1270572 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 44376640 # Number of bytes written to this memory
+system.physmem.bytes_written::realview.ide 6830592 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu0.data 54965772 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu1.data 45117316 # Number of bytes written to this memory
+system.physmem.bytes_written::total 151290320 # Number of bytes written to this memory
+system.physmem.num_reads::realview.ide 7459 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.dtb.walker 3468 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker 6343 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst 51372 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data 203876 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.l2cache.prefetcher 424948 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker 4359 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.itb.walker 6722 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst 8976 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data 217642 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.l2cache.prefetcher 434726 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1369891 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 693385 # Number of write requests responded to by this memory
+system.physmem.num_writes::realview.ide 106728 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu0.data 861117 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu1.data 704959 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 2366189 # Number of write requests responded to by this memory
+system.physmem.bw_read::realview.ide 10063 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.dtb.walker 4679 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker 8557 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst 14793 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data 275024 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.l2cache.prefetcher 573307 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker 5881 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.itb.walker 9069 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst 11991 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data 293606 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.l2cache.prefetcher 586498 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 1793468 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst 14793 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst 11991 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 26784 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 935461 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::realview.ide 143989 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data 1158680 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu1.data 951074 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 3189204 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 935461 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide 154052 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker 4679 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker 8557 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst 14793 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data 1433704 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.l2cache.prefetcher 573307 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker 5881 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.itb.walker 9069 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst 11991 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data 1244680 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.l2cache.prefetcher 586498 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 4982671 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs 1369891 # Number of read requests accepted
+system.physmem.writeReqs 2366189 # Number of write requests accepted
+system.physmem.readBursts 1369891 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts 2366189 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM 87382976 # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ 290048 # Total number of bytes read from write queue
+system.physmem.bytesWritten 145690880 # Total number of bytes written to DRAM
+system.physmem.bytesReadSys 85079012 # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys 151290320 # Total written bytes from the system interface side
+system.physmem.servicedByWrQ 4532 # Number of DRAM read bursts serviced by the write queue
+system.physmem.mergedWrBursts 89741 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 95337 # Number of requests that are neither read nor write
+system.physmem.perBankRdBursts::0 80179 # Per bank write bursts
+system.physmem.perBankRdBursts::1 81898 # Per bank write bursts
+system.physmem.perBankRdBursts::2 76695 # Per bank write bursts
+system.physmem.perBankRdBursts::3 88857 # Per bank write bursts
+system.physmem.perBankRdBursts::4 82614 # Per bank write bursts
+system.physmem.perBankRdBursts::5 89869 # Per bank write bursts
+system.physmem.perBankRdBursts::6 79228 # Per bank write bursts
+system.physmem.perBankRdBursts::7 87605 # Per bank write bursts
+system.physmem.perBankRdBursts::8 77754 # Per bank write bursts
+system.physmem.perBankRdBursts::9 127975 # Per bank write bursts
+system.physmem.perBankRdBursts::10 81231 # Per bank write bursts
+system.physmem.perBankRdBursts::11 85621 # Per bank write bursts
+system.physmem.perBankRdBursts::12 74411 # Per bank write bursts
+system.physmem.perBankRdBursts::13 85967 # Per bank write bursts
+system.physmem.perBankRdBursts::14 83368 # Per bank write bursts
+system.physmem.perBankRdBursts::15 82087 # Per bank write bursts
+system.physmem.perBankWrBursts::0 134695 # Per bank write bursts
+system.physmem.perBankWrBursts::1 125793 # Per bank write bursts
+system.physmem.perBankWrBursts::2 142260 # Per bank write bursts
+system.physmem.perBankWrBursts::3 126417 # Per bank write bursts
+system.physmem.perBankWrBursts::4 155026 # Per bank write bursts
+system.physmem.perBankWrBursts::5 152020 # Per bank write bursts
+system.physmem.perBankWrBursts::6 183109 # Per bank write bursts
+system.physmem.perBankWrBursts::7 140837 # Per bank write bursts
+system.physmem.perBankWrBursts::8 128222 # Per bank write bursts
+system.physmem.perBankWrBursts::9 141420 # Per bank write bursts
+system.physmem.perBankWrBursts::10 135722 # Per bank write bursts
+system.physmem.perBankWrBursts::11 146309 # Per bank write bursts
+system.physmem.perBankWrBursts::12 139215 # Per bank write bursts
+system.physmem.perBankWrBursts::13 127398 # Per bank write bursts
+system.physmem.perBankWrBursts::14 153454 # Per bank write bursts
+system.physmem.perBankWrBursts::15 144523 # Per bank write bursts
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 10 # Number of times write queue was full causing retry
+system.physmem.totGap 47438271681000 # Total gap between requests
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 43195 # Read request sizes (log2)
+system.physmem.readPktSize::3 37 # Read request sizes (log2)
+system.physmem.readPktSize::4 5 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 1326654 # Read request sizes (log2)
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 2 # Write request sizes (log2)
+system.physmem.writePktSize::3 2601 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 2363586 # Write request sizes (log2)
+system.physmem.rdQLenPdf::0 850336 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 158236 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 84690 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 68857 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 51684 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 44428 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 38277 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 32108 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 25287 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 4479 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 1980 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 1373 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 1021 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 801 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 610 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 432 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 308 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 239 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 120 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 85 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 7 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 1 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 89049 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 97576 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 118285 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 123036 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 124126 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 148935 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 133751 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 128713 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 131381 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 133864 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 133437 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 132728 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 131540 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 133641 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 128245 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 124149 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 123411 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 120132 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 5326 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 4141 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 2999 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 1716 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 855 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 486 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 413 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 390 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 351 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 324 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 306 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 312 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 307 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 291 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 275 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 267 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 225 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 201 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 177 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 178 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 179 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 152 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 131 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 114 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 87 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 73 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 52 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 34 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 31 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 19 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 22 # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples 831449 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 280.321107 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 152.348246 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 337.173071 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 412387 49.60% 49.60% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 160013 19.25% 68.84% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 57469 6.91% 75.76% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 29190 3.51% 79.27% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 24961 3.00% 82.27% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 16130 1.94% 84.21% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 12424 1.49% 85.70% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 12438 1.50% 87.20% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 106437 12.80% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 831449 # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples 117879 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 11.582360 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 193.016425 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-2047 117876 100.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::20480-22527 1 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::24576-26623 1 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::57344-59391 1 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total 117879 # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples 117879 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 19.311497 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 18.988433 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 4.874271 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19 75351 63.92% 63.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23 36700 31.13% 95.06% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27 3007 2.55% 97.61% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31 902 0.77% 98.37% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35 786 0.67% 99.04% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39 199 0.17% 99.21% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43 149 0.13% 99.33% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47 77 0.07% 99.40% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-51 81 0.07% 99.47% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55 16 0.01% 99.48% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-59 14 0.01% 99.49% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::60-63 14 0.01% 99.51% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67 396 0.34% 99.84% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::68-71 29 0.02% 99.87% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-75 39 0.03% 99.90% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::76-79 22 0.02% 99.92% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83 47 0.04% 99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::92-95 4 0.00% 99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-99 10 0.01% 99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::100-103 1 0.00% 99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::104-107 4 0.00% 99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::108-111 2 0.00% 99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::112-115 6 0.01% 99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::120-123 1 0.00% 99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::124-127 1 0.00% 99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-131 15 0.01% 99.99% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::136-139 1 0.00% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::140-143 4 0.00% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::168-171 1 0.00% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 117879 # Writes before turning the bus around for reads
+system.physmem.totQLat 39355914512 # Total ticks spent queuing
+system.physmem.totMemAccLat 64956395762 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat 6826795000 # Total ticks spent in databus transfers
+system.physmem.avgQLat 28824.59 # Average queueing delay per DRAM burst
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgMemAccLat 47574.59 # Average memory access latency per DRAM burst
+system.physmem.avgRdBW 1.84 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW 3.07 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys 1.79 # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys 3.19 # Average system write bandwidth in MiByte/s
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.busUtil 0.04 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes
+system.physmem.avgRdQLen 1.35 # Average read queue length when enqueuing
+system.physmem.avgWrQLen 26.79 # Average write queue length when enqueuing
+system.physmem.readRowHits 1064531 # Number of row buffer hits during reads
+system.physmem.writeRowHits 1745793 # Number of row buffer hits during writes
+system.physmem.readRowHitRate 77.97 # Row buffer hit rate for reads
+system.physmem.writeRowHitRate 76.69 # Row buffer hit rate for writes
+system.physmem.avgGap 12697338.30 # Average gap between requests
+system.physmem.pageHitRate 77.17 # Row buffer hit rate, read and write combined
+system.physmem.memoryStateTime::IDLE 45390521349500 # Time in different power states
+system.physmem.memoryStateTime::REF 1584068200000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 463683887500 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.actEnergy::0 3148966800 # Energy for activate commands per rank (pJ)
+system.physmem.actEnergy::1 3136780080 # Energy for activate commands per rank (pJ)
+system.physmem.preEnergy::0 1718186250 # Energy for precharge commands per rank (pJ)
+system.physmem.preEnergy::1 1711536750 # Energy for precharge commands per rank (pJ)
+system.physmem.readEnergy::0 5202085200 # Energy for read commands per rank (pJ)
+system.physmem.readEnergy::1 5447566800 # Energy for read commands per rank (pJ)
+system.physmem.writeEnergy::0 7517817360 # Energy for write commands per rank (pJ)
+system.physmem.writeEnergy::1 7233384240 # Energy for write commands per rank (pJ)
+system.physmem.refreshEnergy::0 3098437399200 # Energy for refresh commands per rank (pJ)
+system.physmem.refreshEnergy::1 3098437399200 # Energy for refresh commands per rank (pJ)
+system.physmem.actBackEnergy::0 1260445205745 # Energy for active background per rank (pJ)
+system.physmem.actBackEnergy::1 1262996298315 # Energy for active background per rank (pJ)
+system.physmem.preBackEnergy::0 27357310364250 # Energy for precharge background per rank (pJ)
+system.physmem.preBackEnergy::1 27355072563750 # Energy for precharge background per rank (pJ)
+system.physmem.totalEnergy::0 31733780024805 # Total energy per rank (pJ)
+system.physmem.totalEnergy::1 31734035529135 # Total energy per rank (pJ)
+system.physmem.averagePower::0 668.948883 # Core power per rank (mW)
+system.physmem.averagePower::1 668.954269 # Core power per rank (mW)
+system.realview.nvmem.bytes_read::cpu0.inst 96 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::cpu1.inst 64 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::cpu1.data 8 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::total 204 # Number of bytes read from this memory
+system.realview.nvmem.bytes_inst_read::cpu0.inst 96 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::cpu1.inst 64 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::total 160 # Number of instructions bytes read from this memory
+system.realview.nvmem.num_reads::cpu0.inst 24 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::cpu1.inst 16 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::cpu1.data 1 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::total 46 # Number of read requests responded to by this memory
+system.realview.nvmem.bw_read::cpu0.inst 2 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu1.inst 1 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu1.data 0 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::total 4 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu0.inst 2 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu1.inst 1 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::total 3 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu0.inst 2 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu1.inst 1 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu1.data 0 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::total 4 # Total bandwidth to/from this memory (bytes/s)
+system.membus.trans_dist::ReadReq 1262651 # Transaction distribution
+system.membus.trans_dist::ReadResp 1262651 # Transaction distribution
+system.membus.trans_dist::WriteReq 38160 # Transaction distribution
+system.membus.trans_dist::WriteResp 38160 # Transaction distribution
+system.membus.trans_dist::Writeback 693385 # Transaction distribution
+system.membus.trans_dist::WriteInvalidateReq 1670201 # Transaction distribution
+system.membus.trans_dist::WriteInvalidateResp 1670201 # Transaction distribution
+system.membus.trans_dist::UpgradeReq 307572 # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq 298715 # Transaction distribution
+system.membus.trans_dist::UpgradeResp 95343 # Transaction distribution
+system.membus.trans_dist::SCUpgradeFailReq 2 # Transaction distribution
+system.membus.trans_dist::ReadExReq 162530 # Transaction distribution
+system.membus.trans_dist::ReadExResp 146943 # Transaction distribution
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 123084 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 92 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 24300 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 7267614 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total 7415090 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 229896 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total 229896 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 7644986 # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 156191 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 204 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 48600 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 229061364 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total 229266359 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7307968 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total 7307968 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total 236574327 # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops 528061 # Total snoops (count)
+system.membus.snoop_fanout::samples 4313648 # Request fanout histogram
+system.membus.snoop_fanout::mean 1 # Request fanout histogram
+system.membus.snoop_fanout::stdev 0 # Request fanout histogram
+system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
+system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
+system.membus.snoop_fanout::1 4313648 100.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::min_value 1 # Request fanout histogram
+system.membus.snoop_fanout::max_value 1 # Request fanout histogram
+system.membus.snoop_fanout::total 4313648 # Request fanout histogram
+system.membus.reqLayer0.occupancy 100869991 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.membus.reqLayer1.occupancy 55000 # Layer occupancy (ticks)
+system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
+system.membus.reqLayer2.occupancy 21144997 # Layer occupancy (ticks)
+system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
+system.membus.reqLayer5.occupancy 23127462719 # Layer occupancy (ticks)
+system.membus.reqLayer5.utilization 0.0 # Layer utilization (%)
+system.membus.respLayer2.occupancy 14206266380 # Layer occupancy (ticks)
+system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
+system.membus.respLayer3.occupancy 187834022 # Layer occupancy (ticks)
+system.membus.respLayer3.utilization 0.0 # Layer utilization (%)
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.l2c.tags.replacements 1088949 # number of replacements
+system.l2c.tags.tagsinuse 64239.358232 # Cycle average of tags in use
+system.l2c.tags.total_refs 6591556 # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs 1149786 # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs 5.732855 # Average number of references to valid blocks.
+system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
+system.l2c.tags.occ_blocks::writebacks 9309.879147 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker 38.225449 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker 41.200627 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst 627.976202 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data 3676.898634 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.l2cache.prefetcher 16318.952466 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker 311.035795 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.itb.walker 436.956601 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst 693.970644 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data 9626.822610 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.l2cache.prefetcher 23157.440058 # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks 0.142057 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker 0.000583 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker 0.000629 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst 0.009582 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data 0.056105 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.l2cache.prefetcher 0.249007 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker 0.004746 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.itb.walker 0.006667 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst 0.010589 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data 0.146894 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.l2cache.prefetcher 0.353354 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total 0.980215 # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1022 32295 # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1023 314 # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024 28228 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::0 21 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::1 137 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::2 836 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::3 1678 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1022::4 29623 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::1 4 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::2 11 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::3 31 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4 268 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0 28 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1 194 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2 1122 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3 4068 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4 22816 # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1022 0.492783 # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1023 0.004791 # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024 0.430725 # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses 79894517 # Number of tag accesses
+system.l2c.tags.data_accesses 79894517 # Number of data accesses
+system.l2c.ReadReq_hits::cpu0.dtb.walker 5969 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.itb.walker 3906 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.inst 130836 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.data 569496 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.l2cache.prefetcher 1489116 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.dtb.walker 6350 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.itb.walker 4630 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.inst 144360 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.data 647503 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.l2cache.prefetcher 1630669 # number of ReadReq hits
+system.l2c.ReadReq_hits::total 4632835 # number of ReadReq hits
+system.l2c.Writeback_hits::writebacks 1982686 # number of Writeback hits
+system.l2c.Writeback_hits::total 1982686 # number of Writeback hits
+system.l2c.UpgradeReq_hits::cpu0.data 22177 # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data 28734 # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total 50911 # number of UpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu0.data 6966 # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::cpu1.data 8106 # number of SCUpgradeReq hits
+system.l2c.SCUpgradeReq_hits::total 15072 # number of SCUpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data 48437 # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data 51237 # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total 99674 # number of ReadExReq hits
+system.l2c.demand_hits::cpu0.dtb.walker 5969 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker 3906 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst 130836 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data 617933 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.l2cache.prefetcher 1489116 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker 6350 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker 4630 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst 144360 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data 698740 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.l2cache.prefetcher 1630669 # number of demand (read+write) hits
+system.l2c.demand_hits::total 4732509 # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker 5969 # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker 3906 # number of overall hits
+system.l2c.overall_hits::cpu0.inst 130836 # number of overall hits
+system.l2c.overall_hits::cpu0.data 617933 # number of overall hits
+system.l2c.overall_hits::cpu0.l2cache.prefetcher 1489116 # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker 6350 # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker 4630 # number of overall hits
+system.l2c.overall_hits::cpu1.inst 144360 # number of overall hits
+system.l2c.overall_hits::cpu1.data 698740 # number of overall hits
+system.l2c.overall_hits::cpu1.l2cache.prefetcher 1630669 # number of overall hits
+system.l2c.overall_hits::total 4732509 # number of overall hits
+system.l2c.ReadReq_misses::cpu0.dtb.walker 3468 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.itb.walker 6343 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.inst 8294 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.data 128231 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.l2cache.prefetcher 425212 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.dtb.walker 4359 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.itb.walker 6722 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.inst 8893 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.data 146336 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.l2cache.prefetcher 434855 # number of ReadReq misses
+system.l2c.ReadReq_misses::total 1172713 # number of ReadReq misses
+system.l2c.UpgradeReq_misses::cpu0.data 33912 # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data 36287 # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total 70199 # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu0.data 10020 # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data 11790 # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total 21810 # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data 77130 # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data 73144 # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total 150274 # number of ReadExReq misses
+system.l2c.demand_misses::cpu0.dtb.walker 3468 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker 6343 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst 8294 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data 205361 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.l2cache.prefetcher 425212 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker 4359 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.itb.walker 6722 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst 8893 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data 219480 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.l2cache.prefetcher 434855 # number of demand (read+write) misses
+system.l2c.demand_misses::total 1322987 # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker 3468 # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker 6343 # number of overall misses
+system.l2c.overall_misses::cpu0.inst 8294 # number of overall misses
+system.l2c.overall_misses::cpu0.data 205361 # number of overall misses
+system.l2c.overall_misses::cpu0.l2cache.prefetcher 425212 # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker 4359 # number of overall misses
+system.l2c.overall_misses::cpu1.itb.walker 6722 # number of overall misses
+system.l2c.overall_misses::cpu1.inst 8893 # number of overall misses
+system.l2c.overall_misses::cpu1.data 219480 # number of overall misses
+system.l2c.overall_misses::cpu1.l2cache.prefetcher 434855 # number of overall misses
+system.l2c.overall_misses::total 1322987 # number of overall misses
+system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 277093747 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu0.itb.walker 508086991 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu0.inst 728511746 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu0.data 10412911614 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu0.l2cache.prefetcher 44677211677 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 344069994 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.itb.walker 530104242 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.inst 794513741 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.data 11896672640 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::cpu1.l2cache.prefetcher 46121255625 # number of ReadReq miss cycles
+system.l2c.ReadReq_miss_latency::total 116290432017 # number of ReadReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu0.data 136371763 # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::cpu1.data 151914842 # number of UpgradeReq miss cycles
+system.l2c.UpgradeReq_miss_latency::total 288286605 # number of UpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu0.data 46986513 # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::cpu1.data 56444140 # number of SCUpgradeReq miss cycles
+system.l2c.SCUpgradeReq_miss_latency::total 103430653 # number of SCUpgradeReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu0.data 5663882239 # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::cpu1.data 5345531625 # number of ReadExReq miss cycles
+system.l2c.ReadExReq_miss_latency::total 11009413864 # number of ReadExReq miss cycles
+system.l2c.demand_miss_latency::cpu0.dtb.walker 277093747 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.itb.walker 508086991 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.inst 728511746 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.data 16076793853 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu0.l2cache.prefetcher 44677211677 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.dtb.walker 344069994 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.itb.walker 530104242 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.inst 794513741 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.data 17242204265 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::cpu1.l2cache.prefetcher 46121255625 # number of demand (read+write) miss cycles
+system.l2c.demand_miss_latency::total 127299845881 # number of demand (read+write) miss cycles
+system.l2c.overall_miss_latency::cpu0.dtb.walker 277093747 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.itb.walker 508086991 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.inst 728511746 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.data 16076793853 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu0.l2cache.prefetcher 44677211677 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.dtb.walker 344069994 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.itb.walker 530104242 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.inst 794513741 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.data 17242204265 # number of overall miss cycles
+system.l2c.overall_miss_latency::cpu1.l2cache.prefetcher 46121255625 # number of overall miss cycles
+system.l2c.overall_miss_latency::total 127299845881 # number of overall miss cycles
+system.l2c.ReadReq_accesses::cpu0.dtb.walker 9437 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.itb.walker 10249 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.inst 139130 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.data 697727 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.l2cache.prefetcher 1914328 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.dtb.walker 10709 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.itb.walker 11352 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.inst 153253 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.data 793839 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.l2cache.prefetcher 2065524 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total 5805548 # number of ReadReq accesses(hits+misses)
+system.l2c.Writeback_accesses::writebacks 1982686 # number of Writeback accesses(hits+misses)
+system.l2c.Writeback_accesses::total 1982686 # number of Writeback accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data 56089 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data 65021 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total 121110 # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu0.data 16986 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data 19896 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total 36882 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data 125567 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data 124381 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total 249948 # number of ReadExReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker 9437 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker 10249 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst 139130 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data 823294 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.l2cache.prefetcher 1914328 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker 10709 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker 11352 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst 153253 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data 918220 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.l2cache.prefetcher 2065524 # number of demand (read+write) accesses
+system.l2c.demand_accesses::total 6055496 # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker 9437 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker 10249 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst 139130 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data 823294 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.l2cache.prefetcher 1914328 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker 10709 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker 11352 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst 153253 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data 918220 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.l2cache.prefetcher 2065524 # number of overall (read+write) accesses
+system.l2c.overall_accesses::total 6055496 # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.367490 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.618890 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.inst 0.059613 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.data 0.183784 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.l2cache.prefetcher 0.222121 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.407041 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.592142 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.inst 0.058028 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.data 0.184340 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.l2cache.prefetcher 0.210530 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total 0.201999 # miss rate for ReadReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data 0.604611 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data 0.558081 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total 0.579630 # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu0.data 0.589898 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.592581 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total 0.591345 # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data 0.614254 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data 0.588064 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total 0.601221 # miss rate for ReadExReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker 0.367490 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker 0.618890 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst 0.059613 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data 0.249438 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.l2cache.prefetcher 0.222121 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker 0.407041 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker 0.592142 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst 0.058028 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data 0.239028 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.l2cache.prefetcher 0.210530 # miss rate for demand accesses
+system.l2c.demand_miss_rate::total 0.218477 # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker 0.367490 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker 0.618890 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst 0.059613 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data 0.249438 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.l2cache.prefetcher 0.222121 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker 0.407041 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker 0.592142 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst 0.058028 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data 0.239028 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.l2cache.prefetcher 0.210530 # miss rate for overall accesses
+system.l2c.overall_miss_rate::total 0.218477 # miss rate for overall accesses
+system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 79900.157728 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 80102.000788 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu0.inst 87835.995418 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu0.data 81204.323557 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu0.l2cache.prefetcher 105070.439397 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 78933.240193 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 78861.089259 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.inst 89341.475430 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.data 81296.964793 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::cpu1.l2cache.prefetcher 106061.228743 # average ReadReq miss latency
+system.l2c.ReadReq_avg_miss_latency::total 99163.590765 # average ReadReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 4021.342386 # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 4186.481164 # average UpgradeReq miss latency
+system.l2c.UpgradeReq_avg_miss_latency::total 4106.705295 # average UpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu0.data 4689.272754 # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 4787.458863 # average SCUpgradeReq miss latency
+system.l2c.SCUpgradeReq_avg_miss_latency::total 4742.349977 # average SCUpgradeReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu0.data 73432.934513 # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::cpu1.data 73082.298275 # average ReadExReq miss latency
+system.l2c.ReadExReq_avg_miss_latency::total 73262.266686 # average ReadExReq miss latency
+system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 79900.157728 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.itb.walker 80102.000788 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.inst 87835.995418 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.data 78285.525747 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu0.l2cache.prefetcher 105070.439397 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 78933.240193 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.itb.walker 78861.089259 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.inst 89341.475430 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.data 78559.341466 # average overall miss latency
+system.l2c.demand_avg_miss_latency::cpu1.l2cache.prefetcher 106061.228743 # average overall miss latency
+system.l2c.demand_avg_miss_latency::total 96221.539502 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 79900.157728 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.itb.walker 80102.000788 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.inst 87835.995418 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.data 78285.525747 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu0.l2cache.prefetcher 105070.439397 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 78933.240193 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.itb.walker 78861.089259 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.inst 89341.475430 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.data 78559.341466 # average overall miss latency
+system.l2c.overall_avg_miss_latency::cpu1.l2cache.prefetcher 106061.228743 # average overall miss latency
+system.l2c.overall_avg_miss_latency::total 96221.539502 # average overall miss latency
+system.l2c.blocked_cycles::no_mshrs 1844 # number of cycles access was blocked
+system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.l2c.blocked::no_mshrs 53 # number of cycles access was blocked
+system.l2c.blocked::no_targets 0 # number of cycles access was blocked
+system.l2c.avg_blocked_cycles::no_mshrs 34.792453 # average number of cycles each access was blocked
+system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.l2c.fast_writes 0 # number of fast writes performed
+system.l2c.cache_copies 0 # number of cache copies performed
+system.l2c.writebacks::writebacks 693385 # number of writebacks
+system.l2c.writebacks::total 693385 # number of writebacks
+system.l2c.ReadReq_mshr_hits::cpu0.inst 23 # number of ReadReq MSHR hits
+system.l2c.ReadReq_mshr_hits::cpu0.data 14 # number of ReadReq MSHR hits
+system.l2c.ReadReq_mshr_hits::cpu0.l2cache.prefetcher 264 # number of ReadReq MSHR hits
+system.l2c.ReadReq_mshr_hits::cpu1.inst 11 # number of ReadReq MSHR hits
+system.l2c.ReadReq_mshr_hits::cpu1.data 17 # number of ReadReq MSHR hits
+system.l2c.ReadReq_mshr_hits::cpu1.l2cache.prefetcher 129 # number of ReadReq MSHR hits
+system.l2c.ReadReq_mshr_hits::total 458 # number of ReadReq MSHR hits
+system.l2c.demand_mshr_hits::cpu0.inst 23 # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu0.data 14 # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu0.l2cache.prefetcher 264 # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.inst 11 # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.data 17 # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::cpu1.l2cache.prefetcher 129 # number of demand (read+write) MSHR hits
+system.l2c.demand_mshr_hits::total 458 # number of demand (read+write) MSHR hits
+system.l2c.overall_mshr_hits::cpu0.inst 23 # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu0.data 14 # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu0.l2cache.prefetcher 264 # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.inst 11 # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.data 17 # number of overall MSHR hits
+system.l2c.overall_mshr_hits::cpu1.l2cache.prefetcher 129 # number of overall MSHR hits
+system.l2c.overall_mshr_hits::total 458 # number of overall MSHR hits
+system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 3468 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 6343 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu0.inst 8271 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu0.data 128217 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu0.l2cache.prefetcher 424948 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 4359 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 6722 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.inst 8882 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.data 146319 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::cpu1.l2cache.prefetcher 434726 # number of ReadReq MSHR misses
+system.l2c.ReadReq_mshr_misses::total 1172255 # number of ReadReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu0.data 33912 # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::cpu1.data 36287 # number of UpgradeReq MSHR misses
+system.l2c.UpgradeReq_mshr_misses::total 70199 # number of UpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu0.data 10020 # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 11790 # number of SCUpgradeReq MSHR misses
+system.l2c.SCUpgradeReq_mshr_misses::total 21810 # number of SCUpgradeReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu0.data 77130 # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::cpu1.data 73144 # number of ReadExReq MSHR misses
+system.l2c.ReadExReq_mshr_misses::total 150274 # number of ReadExReq MSHR misses
+system.l2c.demand_mshr_misses::cpu0.dtb.walker 3468 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.itb.walker 6343 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.inst 8271 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.data 205347 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu0.l2cache.prefetcher 424948 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.dtb.walker 4359 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.itb.walker 6722 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.inst 8882 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.data 219463 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::cpu1.l2cache.prefetcher 434726 # number of demand (read+write) MSHR misses
+system.l2c.demand_mshr_misses::total 1322529 # number of demand (read+write) MSHR misses
+system.l2c.overall_mshr_misses::cpu0.dtb.walker 3468 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.itb.walker 6343 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.inst 8271 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.data 205347 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu0.l2cache.prefetcher 424948 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.dtb.walker 4359 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.itb.walker 6722 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.inst 8882 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.data 219463 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::cpu1.l2cache.prefetcher 434726 # number of overall MSHR misses
+system.l2c.overall_mshr_misses::total 1322529 # number of overall MSHR misses
+system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 234005247 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 429405991 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 623644746 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu0.data 8803657420 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu0.l2cache.prefetcher 39426586681 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 289785494 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 446560742 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 682991749 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.data 10059247700 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::cpu1.l2cache.prefetcher 40752439135 # number of ReadReq MSHR miss cycles
+system.l2c.ReadReq_mshr_miss_latency::total 101748324905 # number of ReadReq MSHR miss cycles
+system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu0.data 17202577789 # number of WriteInvalidateReq MSHR miss cycles
+system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu1.data 14155732856 # number of WriteInvalidateReq MSHR miss cycles
+system.l2c.WriteInvalidateReq_mshr_miss_latency::total 31358310645 # number of WriteInvalidateReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 344397419 # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 367876069 # number of UpgradeReq MSHR miss cycles
+system.l2c.UpgradeReq_mshr_miss_latency::total 712273488 # number of UpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu0.data 102095388 # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 120655634 # number of SCUpgradeReq MSHR miss cycles
+system.l2c.SCUpgradeReq_mshr_miss_latency::total 222751022 # number of SCUpgradeReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 4691101701 # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 4422988801 # number of ReadExReq MSHR miss cycles
+system.l2c.ReadExReq_mshr_miss_latency::total 9114090502 # number of ReadExReq MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 234005247 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 429405991 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.inst 623644746 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.data 13494759121 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu0.l2cache.prefetcher 39426586681 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 289785494 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 446560742 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.inst 682991749 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.data 14482236501 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::cpu1.l2cache.prefetcher 40752439135 # number of demand (read+write) MSHR miss cycles
+system.l2c.demand_mshr_miss_latency::total 110862415407 # number of demand (read+write) MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 234005247 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 429405991 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.inst 623644746 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.data 13494759121 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 39426586681 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 289785494 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 446560742 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.inst 682991749 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.data 14482236501 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 40752439135 # number of overall MSHR miss cycles
+system.l2c.overall_mshr_miss_latency::total 110862415407 # number of overall MSHR miss cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 2246197250 # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 1998253750 # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 5835000 # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 3361097750 # number of ReadReq MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_uncacheable_latency::total 7611383750 # number of ReadReq MSHR uncacheable cycles
+system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2007075001 # number of WriteReq MSHR uncacheable cycles
+system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 3246096000 # number of WriteReq MSHR uncacheable cycles
+system.l2c.WriteReq_mshr_uncacheable_latency::total 5253171001 # number of WriteReq MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 2246197250 # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu0.data 4005328751 # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 5835000 # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::cpu1.data 6607193750 # number of overall MSHR uncacheable cycles
+system.l2c.overall_mshr_uncacheable_latency::total 12864554751 # number of overall MSHR uncacheable cycles
+system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.367490 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.618890 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.059448 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.183764 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu0.l2cache.prefetcher 0.221983 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.407041 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.592142 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.057956 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.184318 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::cpu1.l2cache.prefetcher 0.210468 # mshr miss rate for ReadReq accesses
+system.l2c.ReadReq_mshr_miss_rate::total 0.201920 # mshr miss rate for ReadReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.604611 # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.558081 # mshr miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_mshr_miss_rate::total 0.579630 # mshr miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.589898 # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.592581 # mshr miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.591345 # mshr miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.614254 # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.588064 # mshr miss rate for ReadExReq accesses
+system.l2c.ReadExReq_mshr_miss_rate::total 0.601221 # mshr miss rate for ReadExReq accesses
+system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.367490 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.618890 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.inst 0.059448 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.data 0.249421 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu0.l2cache.prefetcher 0.221983 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.407041 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.592142 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.inst 0.057956 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.data 0.239009 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::cpu1.l2cache.prefetcher 0.210468 # mshr miss rate for demand accesses
+system.l2c.demand_mshr_miss_rate::total 0.218401 # mshr miss rate for demand accesses
+system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.367490 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.618890 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.inst 0.059448 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.data 0.249421 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu0.l2cache.prefetcher 0.221983 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.407041 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.592142 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.inst 0.057956 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.data 0.239009 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::cpu1.l2cache.prefetcher 0.210468 # mshr miss rate for overall accesses
+system.l2c.overall_mshr_miss_rate::total 0.218401 # mshr miss rate for overall accesses
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 67475.561419 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 67697.618004 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 75401.371781 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 68662.169759 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 92779.791130 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 66479.810507 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 66432.719726 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 76896.166291 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 68748.745549 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 93742.815325 # average ReadReq mshr miss latency
+system.l2c.ReadReq_avg_mshr_miss_latency::total 86797.091849 # average ReadReq mshr miss latency
+system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data inf # average WriteInvalidateReq mshr miss latency
+system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data inf # average WriteInvalidateReq mshr miss latency
+system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10155.620990 # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10137.957643 # average UpgradeReq mshr miss latency
+system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10146.490520 # average UpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 10189.160479 # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 10233.726378 # average SCUpgradeReq mshr miss latency
+system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 10213.251811 # average SCUpgradeReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 60820.714391 # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 60469.605176 # average ReadExReq mshr miss latency
+system.l2c.ReadExReq_avg_mshr_miss_latency::total 60649.816349 # average ReadExReq mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 67475.561419 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 67697.618004 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 75401.371781 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.data 65716.855474 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 92779.791130 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 66479.810507 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 66432.719726 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 76896.166291 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.data 65989.421912 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 93742.815325 # average overall mshr miss latency
+system.l2c.demand_avg_mshr_miss_latency::total 83826.075199 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 67475.561419 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 67697.618004 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 75401.371781 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.data 65716.855474 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 92779.791130 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 66479.810507 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 66432.719726 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 76896.166291 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.data 65989.421912 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 93742.815325 # average overall mshr miss latency
+system.l2c.overall_avg_mshr_miss_latency::total 83826.075199 # average overall mshr miss latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
+system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
+system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
+system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
+system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
+system.realview.ethernet.txBytes 966 # Bytes Transmitted
+system.realview.ethernet.txPackets 3 # Number of Packets Transmitted
+system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device
+system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device
+system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device
+system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
+system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
+system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
+system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
+system.realview.ethernet.totBandwidth 163 # Total Bandwidth (bits/s)
+system.realview.ethernet.totPackets 3 # Total Packets
+system.realview.ethernet.totBytes 966 # Total Bytes
+system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s)
+system.realview.ethernet.txBandwidth 163 # Transmit Bandwidth (bits/s)
+system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s)
+system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU
+system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post
+system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR
+system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
+system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post
+system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
+system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
+system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post
+system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR
+system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
+system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post
+system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
+system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
+system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post
+system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR
+system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
+system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post
+system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
+system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
+system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post
+system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
+system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
+system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post
+system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
+system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post
+system.realview.ethernet.postedInterrupts 13 # number of posts to CPU
+system.realview.ethernet.droppedPackets 0 # number of packets dropped
+system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD).
+system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD).
+system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD).
+system.cf0.dma_write_full_pages 1667 # Number of full page size DMA writes.
+system.cf0.dma_write_bytes 6830592 # Number of bytes transfered via DMA writes.
+system.cf0.dma_write_txs 1670 # Number of DMA write transactions.
+system.toL2Bus.trans_dist::ReadReq 6645186 # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp 6637629 # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq 38160 # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp 38160 # Transaction distribution
+system.toL2Bus.trans_dist::Writeback 1982686 # Transaction distribution
+system.toL2Bus.trans_dist::WriteInvalidateReq 1670210 # Transaction distribution
+system.toL2Bus.trans_dist::WriteInvalidateResp 1563473 # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq 355152 # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq 313787 # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp 668939 # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeFailReq 102 # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeFailResp 102 # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq 297718 # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp 297718 # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 9432330 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 9652916 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total 19085246 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.l2cache.mem_side::system.l2c.cpu_side 302653655 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu1.l2cache.mem_side::system.l2c.cpu_side 312342176 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total 614995831 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops 1425200 # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples 11183456 # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean 1.010347 # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev 0.101194 # Request fanout histogram
+system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1 11067738 98.97% 98.97% # Request fanout histogram
+system.toL2Bus.snoop_fanout::2 115718 1.03% 100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram
+system.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram
+system.toL2Bus.snoop_fanout::total 11183456 # Request fanout histogram
+system.toL2Bus.reqLayer0.occupancy 19814172733 # Layer occupancy (ticks)
+system.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.toL2Bus.snoopLayer0.occupancy 6396000 # Layer occupancy (ticks)
+system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
+system.toL2Bus.respLayer0.occupancy 15605521398 # Layer occupancy (ticks)
+system.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.toL2Bus.respLayer1.occupancy 16621378743 # Layer occupancy (ticks)
+system.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
+system.iobus.trans_dist::ReadReq 40465 # Transaction distribution
+system.iobus.trans_dist::ReadResp 40465 # Transaction distribution
+system.iobus.trans_dist::WriteReq 136732 # Transaction distribution
+system.iobus.trans_dist::WriteResp 136786 # Transaction distribution
+system.iobus.trans_dist::WriteInvalidateReq 54 # Transaction distribution
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 48150 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29600 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total 123084 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231338 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total 231338 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total 354502 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 48170 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17587 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::total 156191 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7339368 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total 7339368 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size::total 7497645 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy 36603000 # Layer occupancy (ticks)
+system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks)
+system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer2.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer3.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer16.occupancy 12000 # Layer occupancy (ticks)
+system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer23.occupancy 21986000 # Layer occupancy (ticks)
+system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer24.occupancy 142000 # Layer occupancy (ticks)
+system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer25.occupancy 32658000 # Layer occupancy (ticks)
+system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks)
+system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer27.occupancy 981958721 # Layer occupancy (ticks)
+system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks)
+system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%)
+system.iobus.respLayer0.occupancy 93029000 # Layer occupancy (ticks)
+system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.iobus.respLayer3.occupancy 179341978 # Layer occupancy (ticks)
+system.iobus.respLayer3.utilization 0.0 # Layer utilization (%)
+system.iobus.respLayer4.occupancy 297000 # Layer occupancy (ticks)
+system.iobus.respLayer4.utilization 0.0 # Layer utilization (%)
+system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu0.dtb.inst_hits 0 # ITB inst hits
+system.cpu0.dtb.inst_misses 0 # ITB inst misses
+system.cpu0.dtb.read_hits 81279666 # DTB read hits
+system.cpu0.dtb.read_misses 78948 # DTB read misses
+system.cpu0.dtb.write_hits 73742535 # DTB write hits
+system.cpu0.dtb.write_misses 27290 # DTB write misses
+system.cpu0.dtb.flush_tlb 14 # Number of times complete TLB was flushed
+system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.dtb.flush_tlb_mva_asid 41415 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dtb.flush_tlb_asid 1036 # Number of times TLB was flushed by ASID
+system.cpu0.dtb.flush_entries 31886 # Number of entries that have been flushed from TLB
+system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.dtb.prefetch_faults 3595 # Number of TLB faults due to prefetch
+system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.dtb.perms_faults 8523 # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses 81358614 # DTB read accesses
+system.cpu0.dtb.write_accesses 73769825 # DTB write accesses
+system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu0.dtb.hits 155022201 # DTB hits
+system.cpu0.dtb.misses 106238 # DTB misses
+system.cpu0.dtb.accesses 155128439 # DTB accesses
+system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu0.itb.inst_hits 432012599 # ITB inst hits
+system.cpu0.itb.inst_misses 54786 # ITB inst misses
+system.cpu0.itb.read_hits 0 # DTB read hits
+system.cpu0.itb.read_misses 0 # DTB read misses
+system.cpu0.itb.write_hits 0 # DTB write hits
+system.cpu0.itb.write_misses 0 # DTB write misses
+system.cpu0.itb.flush_tlb 14 # Number of times complete TLB was flushed
+system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.itb.flush_tlb_mva_asid 41415 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.itb.flush_tlb_asid 1036 # Number of times TLB was flushed by ASID
+system.cpu0.itb.flush_entries 22623 # Number of entries that have been flushed from TLB
+system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu0.itb.read_accesses 0 # DTB read accesses
+system.cpu0.itb.write_accesses 0 # DTB write accesses
+system.cpu0.itb.inst_accesses 432067385 # ITB inst accesses
+system.cpu0.itb.hits 432012599 # DTB hits
+system.cpu0.itb.misses 54786 # DTB misses
+system.cpu0.itb.accesses 432067385 # DTB accesses
+system.cpu0.numCycles 94876549324 # number of cpu cycles simulated
+system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu0.committedInsts 431769250 # Number of instructions committed
+system.cpu0.committedOps 507110651 # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses 465722099 # Number of integer alu accesses
+system.cpu0.num_fp_alu_accesses 423380 # Number of float alu accesses
+system.cpu0.num_func_calls 25579239 # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts 65525116 # number of instructions that are conditional controls
+system.cpu0.num_int_insts 465722099 # number of integer instructions
+system.cpu0.num_fp_insts 423380 # number of float instructions
+system.cpu0.num_int_register_reads 674979358 # number of times the integer registers were read
+system.cpu0.num_int_register_writes 369311745 # number of times the integer registers were written
+system.cpu0.num_fp_register_reads 705560 # number of times the floating registers were read
+system.cpu0.num_fp_register_writes 308536 # number of times the floating registers were written
+system.cpu0.num_cc_register_reads 112703400 # number of times the CC registers were read
+system.cpu0.num_cc_register_writes 112387692 # number of times the CC registers were written
+system.cpu0.num_mem_refs 155012297 # number of memory refs
+system.cpu0.num_load_insts 81273219 # Number of load instructions
+system.cpu0.num_store_insts 73739078 # Number of store instructions
+system.cpu0.num_idle_cycles 93821929037.552032 # Number of idle cycles
+system.cpu0.num_busy_cycles 1054620286.447978 # Number of busy cycles
+system.cpu0.not_idle_fraction 0.011116 # Percentage of non-idle cycles
+system.cpu0.idle_fraction 0.988884 # Percentage of idle cycles
+system.cpu0.Branches 96363585 # Number of branches fetched
+system.cpu0.op_class::No_OpClass 1 0.00% 0.00% # Class of executed instruction
+system.cpu0.op_class::IntAlu 351187949 69.21% 69.21% # Class of executed instruction
+system.cpu0.op_class::IntMult 1094457 0.22% 69.43% # Class of executed instruction
+system.cpu0.op_class::IntDiv 58568 0.01% 69.44% # Class of executed instruction
+system.cpu0.op_class::FloatAdd 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::FloatCmp 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::FloatCvt 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::FloatMult 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::FloatDiv 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::FloatSqrt 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdAdd 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdAddAcc 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdAlu 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdCmp 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdCvt 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdMisc 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdMult 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdMultAcc 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdShift 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdShiftAcc 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdSqrt 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAdd 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAlu 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCmp 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCvt 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdFloatDiv 0 0.00% 69.44% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc 43852 0.01% 69.45% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMult 0 0.00% 69.45% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 69.45% # Class of executed instruction
+system.cpu0.op_class::SimdFloatSqrt 0 0.00% 69.45% # Class of executed instruction
+system.cpu0.op_class::MemRead 81273219 16.02% 85.47% # Class of executed instruction
+system.cpu0.op_class::MemWrite 73739078 14.53% 100.00% # Class of executed instruction
+system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
+system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
+system.cpu0.op_class::total 507397124 # Class of executed instruction
+system.cpu0.kern.inst.arm 0 # number of arm instructions executed
+system.cpu0.kern.inst.quiesce 5117 # number of quiesce instructions executed
+system.cpu0.icache.tags.replacements 4835795 # number of replacements
+system.cpu0.icache.tags.tagsinuse 511.921057 # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs 427176292 # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs 4836307 # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs 88.326959 # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle 24248022750 # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst 511.921057 # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst 0.999846 # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total 0.999846 # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0 60 # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1 288 # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2 164 # Occupied blocks per task id
+system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu0.icache.tags.tag_accesses 868861505 # Number of tag accesses
+system.cpu0.icache.tags.data_accesses 868861505 # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst 427176292 # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total 427176292 # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst 427176292 # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total 427176292 # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst 427176292 # number of overall hits
+system.cpu0.icache.overall_hits::total 427176292 # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst 4836307 # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total 4836307 # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst 4836307 # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total 4836307 # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst 4836307 # number of overall misses
+system.cpu0.icache.overall_misses::total 4836307 # number of overall misses
+system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 42021880066 # number of ReadReq miss cycles
+system.cpu0.icache.ReadReq_miss_latency::total 42021880066 # number of ReadReq miss cycles
+system.cpu0.icache.demand_miss_latency::cpu0.inst 42021880066 # number of demand (read+write) miss cycles
+system.cpu0.icache.demand_miss_latency::total 42021880066 # number of demand (read+write) miss cycles
+system.cpu0.icache.overall_miss_latency::cpu0.inst 42021880066 # number of overall miss cycles
+system.cpu0.icache.overall_miss_latency::total 42021880066 # number of overall miss cycles
+system.cpu0.icache.ReadReq_accesses::cpu0.inst 432012599 # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total 432012599 # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst 432012599 # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total 432012599 # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst 432012599 # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total 432012599 # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.011195 # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total 0.011195 # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst 0.011195 # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total 0.011195 # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst 0.011195 # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total 0.011195 # miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 8688.836351 # average ReadReq miss latency
+system.cpu0.icache.ReadReq_avg_miss_latency::total 8688.836351 # average ReadReq miss latency
+system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 8688.836351 # average overall miss latency
+system.cpu0.icache.demand_avg_miss_latency::total 8688.836351 # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 8688.836351 # average overall miss latency
+system.cpu0.icache.overall_avg_miss_latency::total 8688.836351 # average overall miss latency
+system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu0.icache.fast_writes 0 # number of fast writes performed
+system.cpu0.icache.cache_copies 0 # number of cache copies performed
+system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 4836307 # number of ReadReq MSHR misses
+system.cpu0.icache.ReadReq_mshr_misses::total 4836307 # number of ReadReq MSHR misses
+system.cpu0.icache.demand_mshr_misses::cpu0.inst 4836307 # number of demand (read+write) MSHR misses
+system.cpu0.icache.demand_mshr_misses::total 4836307 # number of demand (read+write) MSHR misses
+system.cpu0.icache.overall_mshr_misses::cpu0.inst 4836307 # number of overall MSHR misses
+system.cpu0.icache.overall_mshr_misses::total 4836307 # number of overall MSHR misses
+system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 34764760966 # number of ReadReq MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_miss_latency::total 34764760966 # number of ReadReq MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 34764760966 # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.demand_mshr_miss_latency::total 34764760966 # number of demand (read+write) MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 34764760966 # number of overall MSHR miss cycles
+system.cpu0.icache.overall_mshr_miss_latency::total 34764760966 # number of overall MSHR miss cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 3405609750 # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 3405609750 # number of ReadReq MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 3405609750 # number of overall MSHR uncacheable cycles
+system.cpu0.icache.overall_mshr_uncacheable_latency::total 3405609750 # number of overall MSHR uncacheable cycles
+system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.011195 # mshr miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.011195 # mshr miss rate for ReadReq accesses
+system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.011195 # mshr miss rate for demand accesses
+system.cpu0.icache.demand_mshr_miss_rate::total 0.011195 # mshr miss rate for demand accesses
+system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.011195 # mshr miss rate for overall accesses
+system.cpu0.icache.overall_mshr_miss_rate::total 0.011195 # mshr miss rate for overall accesses
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 7188.286634 # average ReadReq mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 7188.286634 # average ReadReq mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 7188.286634 # average overall mshr miss latency
+system.cpu0.icache.demand_avg_mshr_miss_latency::total 7188.286634 # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 7188.286634 # average overall mshr miss latency
+system.cpu0.icache.overall_avg_mshr_miss_latency::total 7188.286634 # average overall mshr miss latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
+system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
+system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_identified 44883381 # number of hwpf identified
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_already_in_mshr 769766 # number of hwpf that were already in mshr
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_already_in_cache 41733922 # number of hwpf that were already in the cache
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_already_in_prefetcher 7731 # number of hwpf that were already in the prefetch queue
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit 460 # number of hwpf removed because MSHR allocated
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_issued 2371502 # number of hwpf issued
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_span_page 3699891 # number of hwpf spanning a virtual page
+system.cpu0.l2cache.prefetcher.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
+system.cpu0.l2cache.tags.replacements 2933552 # number of replacements
+system.cpu0.l2cache.tags.tagsinuse 16178.968525 # Cycle average of tags in use
+system.cpu0.l2cache.tags.total_refs 10401290 # Total number of references to valid blocks.
+system.cpu0.l2cache.tags.sampled_refs 2949711 # Sample count of references to valid blocks.
+system.cpu0.l2cache.tags.avg_refs 3.526206 # Average number of references to valid blocks.
+system.cpu0.l2cache.tags.warmup_cycle 20647851500 # Cycle when the warmup percentage was hit.
+system.cpu0.l2cache.tags.occ_blocks::writebacks 3715.452521 # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.dtb.walker 41.338628 # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.itb.walker 40.195819 # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.inst 822.456727 # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.data 3056.932991 # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_blocks::cpu0.l2cache.prefetcher 8502.591837 # Average occupied blocks per requestor
+system.cpu0.l2cache.tags.occ_percent::writebacks 0.226773 # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.dtb.walker 0.002523 # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.itb.walker 0.002453 # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.inst 0.050199 # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.data 0.186580 # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::cpu0.l2cache.prefetcher 0.518957 # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_percent::total 0.987486 # Average percentage of cache occupancy
+system.cpu0.l2cache.tags.occ_task_id_blocks::1022 8877 # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1023 49 # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_blocks::1024 7233 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::0 49 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::1 502 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::2 2719 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::3 3687 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1022::4 1920 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::1 8 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::2 22 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::3 18 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1023::4 1 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::0 27 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::1 393 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::2 2913 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::3 2975 # Occupied blocks per task id
+system.cpu0.l2cache.tags.age_task_id_blocks_1024::4 925 # Occupied blocks per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1022 0.541809 # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1023 0.002991 # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.occ_task_id_percent::1024 0.441467 # Percentage of cache occupancy per task id
+system.cpu0.l2cache.tags.tag_accesses 228304892 # Number of tag accesses
+system.cpu0.l2cache.tags.data_accesses 228304892 # Number of data accesses
+system.cpu0.l2cache.ReadReq_hits::cpu0.dtb.walker 221810 # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::cpu0.itb.walker 122090 # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::cpu0.inst 4672690 # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::cpu0.data 2607787 # number of ReadReq hits
+system.cpu0.l2cache.ReadReq_hits::total 7624377 # number of ReadReq hits
+system.cpu0.l2cache.Writeback_hits::writebacks 2894821 # number of Writeback hits
+system.cpu0.l2cache.Writeback_hits::total 2894821 # number of Writeback hits
+system.cpu0.l2cache.UpgradeReq_hits::cpu0.data 81724 # number of UpgradeReq hits
+system.cpu0.l2cache.UpgradeReq_hits::total 81724 # number of UpgradeReq hits
+system.cpu0.l2cache.SCUpgradeReq_hits::cpu0.data 31053 # number of SCUpgradeReq hits
+system.cpu0.l2cache.SCUpgradeReq_hits::total 31053 # number of SCUpgradeReq hits
+system.cpu0.l2cache.ReadExReq_hits::cpu0.data 866415 # number of ReadExReq hits
+system.cpu0.l2cache.ReadExReq_hits::total 866415 # number of ReadExReq hits
+system.cpu0.l2cache.demand_hits::cpu0.dtb.walker 221810 # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.itb.walker 122090 # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.inst 4672690 # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::cpu0.data 3474202 # number of demand (read+write) hits
+system.cpu0.l2cache.demand_hits::total 8490792 # number of demand (read+write) hits
+system.cpu0.l2cache.overall_hits::cpu0.dtb.walker 221810 # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.itb.walker 122090 # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.inst 4672690 # number of overall hits
+system.cpu0.l2cache.overall_hits::cpu0.data 3474202 # number of overall hits
+system.cpu0.l2cache.overall_hits::total 8490792 # number of overall hits
+system.cpu0.l2cache.ReadReq_misses::cpu0.dtb.walker 12355 # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::cpu0.itb.walker 10686 # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::cpu0.inst 163617 # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::cpu0.data 944935 # number of ReadReq misses
+system.cpu0.l2cache.ReadReq_misses::total 1131593 # number of ReadReq misses
+system.cpu0.l2cache.UpgradeReq_misses::cpu0.data 105877 # number of UpgradeReq misses
+system.cpu0.l2cache.UpgradeReq_misses::total 105877 # number of UpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::cpu0.data 154791 # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeReq_misses::total 154791 # number of SCUpgradeReq misses
+system.cpu0.l2cache.SCUpgradeFailReq_misses::cpu0.data 6 # number of SCUpgradeFailReq misses
+system.cpu0.l2cache.SCUpgradeFailReq_misses::total 6 # number of SCUpgradeFailReq misses
+system.cpu0.l2cache.ReadExReq_misses::cpu0.data 220288 # number of ReadExReq misses
+system.cpu0.l2cache.ReadExReq_misses::total 220288 # number of ReadExReq misses
+system.cpu0.l2cache.demand_misses::cpu0.dtb.walker 12355 # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.itb.walker 10686 # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.inst 163617 # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::cpu0.data 1165223 # number of demand (read+write) misses
+system.cpu0.l2cache.demand_misses::total 1351881 # number of demand (read+write) misses
+system.cpu0.l2cache.overall_misses::cpu0.dtb.walker 12355 # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.itb.walker 10686 # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.inst 163617 # number of overall misses
+system.cpu0.l2cache.overall_misses::cpu0.data 1165223 # number of overall misses
+system.cpu0.l2cache.overall_misses::total 1351881 # number of overall misses
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.dtb.walker 518388959 # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.itb.walker 691109452 # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.inst 4288633088 # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::cpu0.data 30316279776 # number of ReadReq miss cycles
+system.cpu0.l2cache.ReadReq_miss_latency::total 35814411275 # number of ReadReq miss cycles
+system.cpu0.l2cache.UpgradeReq_miss_latency::cpu0.data 2067273148 # number of UpgradeReq miss cycles
+system.cpu0.l2cache.UpgradeReq_miss_latency::total 2067273148 # number of UpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeReq_miss_latency::cpu0.data 3132681305 # number of SCUpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeReq_miss_latency::total 3132681305 # number of SCUpgradeReq miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::cpu0.data 1841998 # number of SCUpgradeFailReq miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_miss_latency::total 1841998 # number of SCUpgradeFailReq miss cycles
+system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data 10252738120 # number of ReadExReq miss cycles
+system.cpu0.l2cache.ReadExReq_miss_latency::total 10252738120 # number of ReadExReq miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.dtb.walker 518388959 # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.itb.walker 691109452 # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.inst 4288633088 # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::cpu0.data 40569017896 # number of demand (read+write) miss cycles
+system.cpu0.l2cache.demand_miss_latency::total 46067149395 # number of demand (read+write) miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.dtb.walker 518388959 # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.itb.walker 691109452 # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.inst 4288633088 # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::cpu0.data 40569017896 # number of overall miss cycles
+system.cpu0.l2cache.overall_miss_latency::total 46067149395 # number of overall miss cycles
+system.cpu0.l2cache.ReadReq_accesses::cpu0.dtb.walker 234165 # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::cpu0.itb.walker 132776 # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::cpu0.inst 4836307 # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::cpu0.data 3552722 # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.ReadReq_accesses::total 8755970 # number of ReadReq accesses(hits+misses)
+system.cpu0.l2cache.Writeback_accesses::writebacks 2894821 # number of Writeback accesses(hits+misses)
+system.cpu0.l2cache.Writeback_accesses::total 2894821 # number of Writeback accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data 187601 # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.UpgradeReq_accesses::total 187601 # number of UpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::cpu0.data 185844 # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeReq_accesses::total 185844 # number of SCUpgradeReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeFailReq_accesses::cpu0.data 6 # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu0.l2cache.SCUpgradeFailReq_accesses::total 6 # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::cpu0.data 1086703 # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.ReadExReq_accesses::total 1086703 # number of ReadExReq accesses(hits+misses)
+system.cpu0.l2cache.demand_accesses::cpu0.dtb.walker 234165 # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.itb.walker 132776 # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.inst 4836307 # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::cpu0.data 4639425 # number of demand (read+write) accesses
+system.cpu0.l2cache.demand_accesses::total 9842673 # number of demand (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.dtb.walker 234165 # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.itb.walker 132776 # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.inst 4836307 # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::cpu0.data 4639425 # number of overall (read+write) accesses
+system.cpu0.l2cache.overall_accesses::total 9842673 # number of overall (read+write) accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.dtb.walker 0.052762 # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.itb.walker 0.080481 # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.inst 0.033831 # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::cpu0.data 0.265975 # miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_miss_rate::total 0.129237 # miss rate for ReadReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data 0.564373 # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_miss_rate::total 0.564373 # miss rate for UpgradeReq accesses
+system.cpu0.l2cache.SCUpgradeReq_miss_rate::cpu0.data 0.832908 # miss rate for SCUpgradeReq accesses
+system.cpu0.l2cache.SCUpgradeReq_miss_rate::total 0.832908 # miss rate for SCUpgradeReq accesses
+system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeFailReq accesses
+system.cpu0.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data 0.202712 # miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_miss_rate::total 0.202712 # miss rate for ReadExReq accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.dtb.walker 0.052762 # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.itb.walker 0.080481 # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.inst 0.033831 # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::cpu0.data 0.251157 # miss rate for demand accesses
+system.cpu0.l2cache.demand_miss_rate::total 0.137349 # miss rate for demand accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.dtb.walker 0.052762 # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.itb.walker 0.080481 # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.inst 0.033831 # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::cpu0.data 0.251157 # miss rate for overall accesses
+system.cpu0.l2cache.overall_miss_rate::total 0.137349 # miss rate for overall accesses
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.dtb.walker 41957.827519 # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.itb.walker 64674.288976 # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.inst 26211.415000 # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::cpu0.data 32082.926102 # average ReadReq miss latency
+system.cpu0.l2cache.ReadReq_avg_miss_latency::total 31649.551804 # average ReadReq miss latency
+system.cpu0.l2cache.UpgradeReq_avg_miss_latency::cpu0.data 19525.233507 # average UpgradeReq miss latency
+system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total 19525.233507 # average UpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::cpu0.data 20238.135970 # average SCUpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_miss_latency::total 20238.135970 # average SCUpgradeReq miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu0.data 306999.666667 # average SCUpgradeFailReq miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_miss_latency::total 306999.666667 # average SCUpgradeFailReq miss latency
+system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 46542.426823 # average ReadExReq miss latency
+system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 46542.426823 # average ReadExReq miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.dtb.walker 41957.827519 # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.itb.walker 64674.288976 # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 26211.415000 # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 34816.526876 # average overall miss latency
+system.cpu0.l2cache.demand_avg_miss_latency::total 34076.334674 # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.dtb.walker 41957.827519 # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.itb.walker 64674.288976 # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 26211.415000 # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 34816.526876 # average overall miss latency
+system.cpu0.l2cache.overall_avg_miss_latency::total 34076.334674 # average overall miss latency
+system.cpu0.l2cache.blocked_cycles::no_mshrs 9451 # number of cycles access was blocked
+system.cpu0.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu0.l2cache.blocked::no_mshrs 232 # number of cycles access was blocked
+system.cpu0.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu0.l2cache.avg_blocked_cycles::no_mshrs 40.737069 # average number of cycles each access was blocked
+system.cpu0.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu0.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu0.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu0.l2cache.writebacks::writebacks 969387 # number of writebacks
+system.cpu0.l2cache.writebacks::total 969387 # number of writebacks
+system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.inst 24596 # number of ReadReq MSHR hits
+system.cpu0.l2cache.ReadReq_mshr_hits::cpu0.data 5208 # number of ReadReq MSHR hits
+system.cpu0.l2cache.ReadReq_mshr_hits::total 29804 # number of ReadReq MSHR hits
+system.cpu0.l2cache.ReadExReq_mshr_hits::cpu0.data 5052 # number of ReadExReq MSHR hits
+system.cpu0.l2cache.ReadExReq_mshr_hits::total 5052 # number of ReadExReq MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.inst 24596 # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::cpu0.data 10260 # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.demand_mshr_hits::total 34856 # number of demand (read+write) MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.inst 24596 # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::cpu0.data 10260 # number of overall MSHR hits
+system.cpu0.l2cache.overall_mshr_hits::total 34856 # number of overall MSHR hits
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.dtb.walker 12355 # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.itb.walker 10686 # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.inst 139021 # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::cpu0.data 939727 # number of ReadReq MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_misses::total 1101789 # number of ReadReq MSHR misses
+system.cpu0.l2cache.HardPFReq_mshr_misses::cpu0.l2cache.prefetcher 2371413 # number of HardPFReq MSHR misses
+system.cpu0.l2cache.HardPFReq_mshr_misses::total 2371413 # number of HardPFReq MSHR misses
+system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data 105877 # number of UpgradeReq MSHR misses
+system.cpu0.l2cache.UpgradeReq_mshr_misses::total 105877 # number of UpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeReq_mshr_misses::cpu0.data 154791 # number of SCUpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeReq_mshr_misses::total 154791 # number of SCUpgradeReq MSHR misses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::cpu0.data 6 # number of SCUpgradeFailReq MSHR misses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_misses::total 6 # number of SCUpgradeFailReq MSHR misses
+system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data 215236 # number of ReadExReq MSHR misses
+system.cpu0.l2cache.ReadExReq_mshr_misses::total 215236 # number of ReadExReq MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.dtb.walker 12355 # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.itb.walker 10686 # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.inst 139021 # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::cpu0.data 1154963 # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.demand_mshr_misses::total 1317025 # number of demand (read+write) MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.dtb.walker 12355 # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.itb.walker 10686 # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.inst 139021 # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.data 1154963 # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::cpu0.l2cache.prefetcher 2371413 # number of overall MSHR misses
+system.cpu0.l2cache.overall_mshr_misses::total 3688438 # number of overall MSHR misses
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.dtb.walker 431221053 # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.itb.walker 615215054 # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.inst 2925869007 # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::cpu0.data 23536761675 # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_latency::total 27509066789 # number of ReadReq MSHR miss cycles
+system.cpu0.l2cache.HardPFReq_mshr_miss_latency::cpu0.l2cache.prefetcher 70751604946 # number of HardPFReq MSHR miss cycles
+system.cpu0.l2cache.HardPFReq_mshr_miss_latency::total 70751604946 # number of HardPFReq MSHR miss cycles
+system.cpu0.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 31819773244 # number of WriteInvalidateReq MSHR miss cycles
+system.cpu0.l2cache.WriteInvalidateReq_mshr_miss_latency::total 31819773244 # number of WriteInvalidateReq MSHR miss cycles
+system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data 1812194258 # number of UpgradeReq MSHR miss cycles
+system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total 1812194258 # number of UpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::cpu0.data 2134733797 # number of SCUpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_latency::total 2134733797 # number of SCUpgradeReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu0.data 1512998 # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 1512998 # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data 8195268769 # number of ReadExReq MSHR miss cycles
+system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 8195268769 # number of ReadExReq MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.dtb.walker 431221053 # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.itb.walker 615215054 # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst 2925869007 # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 31732030444 # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.demand_mshr_miss_latency::total 35704335558 # number of demand (read+write) MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.dtb.walker 431221053 # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.itb.walker 615215054 # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst 2925869007 # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 31732030444 # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.l2cache.prefetcher 70751604946 # number of overall MSHR miss cycles
+system.cpu0.l2cache.overall_mshr_miss_latency::total 106455940504 # number of overall MSHR miss cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.inst 3061864750 # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::cpu0.data 2263304784 # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_uncacheable_latency::total 5325169534 # number of ReadReq MSHR uncacheable cycles
+system.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::cpu0.data 2282603541 # number of WriteReq MSHR uncacheable cycles
+system.cpu0.l2cache.WriteReq_mshr_uncacheable_latency::total 2282603541 # number of WriteReq MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.inst 3061864750 # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::cpu0.data 4545908325 # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.overall_mshr_uncacheable_latency::total 7607773075 # number of overall MSHR uncacheable cycles
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.052762 # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.080481 # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.inst 0.028745 # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::cpu0.data 0.264509 # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.ReadReq_mshr_miss_rate::total 0.125833 # mshr miss rate for ReadReq accesses
+system.cpu0.l2cache.HardPFReq_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses
+system.cpu0.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses
+system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data 0.564373 # mshr miss rate for UpgradeReq accesses
+system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total 0.564373 # mshr miss rate for UpgradeReq accesses
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::cpu0.data 0.832908 # mshr miss rate for SCUpgradeReq accesses
+system.cpu0.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.832908 # mshr miss rate for SCUpgradeReq accesses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu0.data 1 # mshr miss rate for SCUpgradeFailReq accesses
+system.cpu0.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses
+system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data 0.198063 # mshr miss rate for ReadExReq accesses
+system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total 0.198063 # mshr miss rate for ReadExReq accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.dtb.walker 0.052762 # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.itb.walker 0.080481 # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst 0.028745 # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data 0.248945 # mshr miss rate for demand accesses
+system.cpu0.l2cache.demand_mshr_miss_rate::total 0.133808 # mshr miss rate for demand accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.dtb.walker 0.052762 # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.itb.walker 0.080481 # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst 0.028745 # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data 0.248945 # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.l2cache.prefetcher inf # mshr miss rate for overall accesses
+system.cpu0.l2cache.overall_mshr_miss_rate::total 0.374739 # mshr miss rate for overall accesses
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 34902.553865 # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 57572.061950 # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.inst 21046.237669 # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::cpu0.data 25046.382274 # average ReadReq mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_miss_latency::total 24967.636080 # average ReadReq mshr miss latency
+system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 29835.210040 # average HardPFReq mshr miss latency
+system.cpu0.l2cache.HardPFReq_avg_mshr_miss_latency::total 29835.210040 # average HardPFReq mshr miss latency
+system.cpu0.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data inf # average WriteInvalidateReq mshr miss latency
+system.cpu0.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency
+system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 17116.033303 # average UpgradeReq mshr miss latency
+system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17116.033303 # average UpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu0.data 13791.071813 # average SCUpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 13791.071813 # average SCUpgradeReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu0.data 252166.333333 # average SCUpgradeFailReq mshr miss latency
+system.cpu0.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 252166.333333 # average SCUpgradeFailReq mshr miss latency
+system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 38075.734399 # average ReadExReq mshr miss latency
+system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 38075.734399 # average ReadExReq mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.dtb.walker 34902.553865 # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.itb.walker 57572.061950 # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 21046.237669 # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 27474.499568 # average overall mshr miss latency
+system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 27109.838885 # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.dtb.walker 34902.553865 # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.itb.walker 57572.061950 # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 21046.237669 # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 27474.499568 # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.l2cache.prefetcher 29835.210040 # average overall mshr miss latency
+system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 28862.065867 # average overall mshr miss latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
+system.cpu0.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
+system.cpu0.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu0.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu0.dcache.tags.replacements 5282593 # number of replacements
+system.cpu0.dcache.tags.tagsinuse 478.557100 # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs 149517101 # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs 5283105 # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs 28.300990 # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle 3644536500 # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data 478.557100 # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data 0.934682 # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total 0.934682 # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0 34 # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1 411 # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2 67 # Occupied blocks per task id
+system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu0.dcache.tags.tag_accesses 315346998 # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses 315346998 # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data 75666916 # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total 75666916 # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data 69634196 # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total 69634196 # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data 181888 # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total 181888 # number of SoftPFReq hits
+system.cpu0.dcache.WriteInvalidateReq_hits::cpu0.data 858515 # number of WriteInvalidateReq hits
+system.cpu0.dcache.WriteInvalidateReq_hits::total 858515 # number of WriteInvalidateReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1792597 # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total 1792597 # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data 1751129 # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total 1751129 # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data 145301112 # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total 145301112 # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data 145483000 # number of overall hits
+system.cpu0.dcache.overall_hits::total 145483000 # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data 2868190 # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total 2868190 # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data 1290634 # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total 1290634 # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data 609921 # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total 609921 # number of SoftPFReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 145533 # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total 145533 # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu0.data 185941 # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total 185941 # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data 4158824 # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total 4158824 # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data 4768745 # number of overall misses
+system.cpu0.dcache.overall_misses::total 4768745 # number of overall misses
+system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 41686378389 # number of ReadReq miss cycles
+system.cpu0.dcache.ReadReq_miss_latency::total 41686378389 # number of ReadReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 22767469365 # number of WriteReq miss cycles
+system.cpu0.dcache.WriteReq_miss_latency::total 22767469365 # number of WriteReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 2114986821 # number of LoadLockedReq miss cycles
+system.cpu0.dcache.LoadLockedReq_miss_latency::total 2114986821 # number of LoadLockedReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 3970270831 # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondReq_miss_latency::total 3970270831 # number of StoreCondReq miss cycles
+system.cpu0.dcache.StoreCondFailReq_miss_latency::cpu0.data 1983000 # number of StoreCondFailReq miss cycles
+system.cpu0.dcache.StoreCondFailReq_miss_latency::total 1983000 # number of StoreCondFailReq miss cycles
+system.cpu0.dcache.demand_miss_latency::cpu0.data 64453847754 # number of demand (read+write) miss cycles
+system.cpu0.dcache.demand_miss_latency::total 64453847754 # number of demand (read+write) miss cycles
+system.cpu0.dcache.overall_miss_latency::cpu0.data 64453847754 # number of overall miss cycles
+system.cpu0.dcache.overall_miss_latency::total 64453847754 # number of overall miss cycles
+system.cpu0.dcache.ReadReq_accesses::cpu0.data 78535106 # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total 78535106 # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data 70924830 # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total 70924830 # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 791809 # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total 791809 # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.WriteInvalidateReq_accesses::cpu0.data 858515 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu0.dcache.WriteInvalidateReq_accesses::total 858515 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 1938130 # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total 1938130 # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 1937070 # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total 1937070 # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data 149459936 # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total 149459936 # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data 150251745 # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total 150251745 # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.036521 # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total 0.036521 # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.018197 # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total 0.018197 # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.770288 # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total 0.770288 # miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.075089 # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.075089 # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.095991 # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total 0.095991 # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data 0.027826 # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total 0.027826 # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data 0.031738 # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total 0.031738 # miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 14534.036584 # average ReadReq miss latency
+system.cpu0.dcache.ReadReq_avg_miss_latency::total 14534.036584 # average ReadReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 17640.531216 # average WriteReq miss latency
+system.cpu0.dcache.WriteReq_avg_miss_latency::total 17640.531216 # average WriteReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14532.695822 # average LoadLockedReq miss latency
+system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14532.695822 # average LoadLockedReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 21352.315148 # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 21352.315148 # average StoreCondReq miss latency
+system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::cpu0.data inf # average StoreCondFailReq miss latency
+system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency
+system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 15498.094595 # average overall miss latency
+system.cpu0.dcache.demand_avg_miss_latency::total 15498.094595 # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 13515.893124 # average overall miss latency
+system.cpu0.dcache.overall_avg_miss_latency::total 13515.893124 # average overall miss latency
+system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu0.dcache.fast_writes 858515 # number of fast writes performed
+system.cpu0.dcache.cache_copies 0 # number of cache copies performed
+system.cpu0.dcache.writebacks::writebacks 2894821 # number of writebacks
+system.cpu0.dcache.writebacks::total 2894821 # number of writebacks
+system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 28163 # number of ReadReq MSHR hits
+system.cpu0.dcache.ReadReq_mshr_hits::total 28163 # number of ReadReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 21327 # number of WriteReq MSHR hits
+system.cpu0.dcache.WriteReq_mshr_hits::total 21327 # number of WriteReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 41518 # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.LoadLockedReq_mshr_hits::total 41518 # number of LoadLockedReq MSHR hits
+system.cpu0.dcache.demand_mshr_hits::cpu0.data 49490 # number of demand (read+write) MSHR hits
+system.cpu0.dcache.demand_mshr_hits::total 49490 # number of demand (read+write) MSHR hits
+system.cpu0.dcache.overall_mshr_hits::cpu0.data 49490 # number of overall MSHR hits
+system.cpu0.dcache.overall_mshr_hits::total 49490 # number of overall MSHR hits
+system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 2840027 # number of ReadReq MSHR misses
+system.cpu0.dcache.ReadReq_mshr_misses::total 2840027 # number of ReadReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1269307 # number of WriteReq MSHR misses
+system.cpu0.dcache.WriteReq_mshr_misses::total 1269307 # number of WriteReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 608681 # number of SoftPFReq MSHR misses
+system.cpu0.dcache.SoftPFReq_mshr_misses::total 608681 # number of SoftPFReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 104015 # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.LoadLockedReq_mshr_misses::total 104015 # number of LoadLockedReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 185850 # number of StoreCondReq MSHR misses
+system.cpu0.dcache.StoreCondReq_mshr_misses::total 185850 # number of StoreCondReq MSHR misses
+system.cpu0.dcache.demand_mshr_misses::cpu0.data 4109334 # number of demand (read+write) MSHR misses
+system.cpu0.dcache.demand_mshr_misses::total 4109334 # number of demand (read+write) MSHR misses
+system.cpu0.dcache.overall_mshr_misses::cpu0.data 4718015 # number of overall MSHR misses
+system.cpu0.dcache.overall_mshr_misses::total 4718015 # number of overall MSHR misses
+system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 34673571058 # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_miss_latency::total 34673571058 # number of ReadReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 19854321886 # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.WriteReq_mshr_miss_latency::total 19854321886 # number of WriteReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 13611528726 # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 13611528726 # number of SoftPFReq MSHR miss cycles
+system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 38259906745 # number of WriteInvalidateReq MSHR miss cycles
+system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::total 38259906745 # number of WriteInvalidateReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1241876461 # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1241876461 # number of LoadLockedReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 3588911169 # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 3588911169 # number of StoreCondReq MSHR miss cycles
+system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::cpu0.data 1889000 # number of StoreCondFailReq MSHR miss cycles
+system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total 1889000 # number of StoreCondFailReq MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 54527892944 # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.demand_mshr_miss_latency::total 54527892944 # number of demand (read+write) MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 68139421670 # number of overall MSHR miss cycles
+system.cpu0.dcache.overall_mshr_miss_latency::total 68139421670 # number of overall MSHR miss cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 2380477468 # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 2380477468 # number of ReadReq MSHR uncacheable cycles
+system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2403593708 # number of WriteReq MSHR uncacheable cycles
+system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2403593708 # number of WriteReq MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 4784071176 # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.overall_mshr_uncacheable_latency::total 4784071176 # number of overall MSHR uncacheable cycles
+system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.036163 # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.036163 # mshr miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.017897 # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.017897 # mshr miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.768722 # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.768722 # mshr miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.053668 # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.053668 # mshr miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.095944 # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.095944 # mshr miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.027495 # mshr miss rate for demand accesses
+system.cpu0.dcache.demand_mshr_miss_rate::total 0.027495 # mshr miss rate for demand accesses
+system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.031401 # mshr miss rate for overall accesses
+system.cpu0.dcache.overall_mshr_miss_rate::total 0.031401 # mshr miss rate for overall accesses
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 12208.887823 # average ReadReq mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12208.887823 # average ReadReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 15641.859602 # average WriteReq mshr miss latency
+system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15641.859602 # average WriteReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 22362.335486 # average SoftPFReq mshr miss latency
+system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 22362.335486 # average SoftPFReq mshr miss latency
+system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data inf # average WriteInvalidateReq mshr miss latency
+system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 11939.397789 # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11939.397789 # average LoadLockedReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 19310.794560 # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19310.794560 # average StoreCondReq mshr miss latency
+system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu0.data inf # average StoreCondFailReq mshr miss latency
+system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 13269.277441 # average overall mshr miss latency
+system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13269.277441 # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 14442.391911 # average overall mshr miss latency
+system.cpu0.dcache.overall_avg_mshr_miss_latency::total 14442.391911 # average overall mshr miss latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
+system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
+system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu0.toL2Bus.trans_dist::ReadReq 12330313 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadResp 9009509 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteReq 16126 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteResp 16126 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::Writeback 2894821 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::HardPFReq 3465295 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteInvalidateReq 1670210 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::WriteInvalidateResp 858515 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeReq 371533 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeReq 344881 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeResp 439023 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::SCUpgradeFailReq 61 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::UpgradeFailResp 102 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExReq 1234519 # Transaction distribution
+system.cpu0.toL2Bus.trans_dist::ReadExResp 1094177 # Transaction distribution
+system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 9758864 # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 14862906 # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 296442 # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 542592 # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_count::total 25460804 # Packet count per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side 309696148 # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side 543504195 # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.cpu0.l2cache.cpu_side 1062208 # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.cpu0.l2cache.cpu_side 1873320 # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.pkt_size::total 856135871 # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.toL2Bus.snoops 8448176 # Total snoops (count)
+system.cpu0.toL2Bus.snoop_fanout::samples 22253887 # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::mean 5.367543 # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::stdev 0.482136 # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::5 14074632 63.25% 63.25% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::6 8179255 36.75% 100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram
+system.cpu0.toL2Bus.snoop_fanout::total 22253887 # Request fanout histogram
+system.cpu0.toL2Bus.reqLayer0.occupancy 10836211781 # Layer occupancy (ticks)
+system.cpu0.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu0.toL2Bus.snoopLayer0.occupancy 180026995 # Layer occupancy (ticks)
+system.cpu0.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu0.toL2Bus.respLayer0.occupancy 7309068550 # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu0.toL2Bus.respLayer1.occupancy 7654516797 # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
+system.cpu0.toL2Bus.respLayer2.occupancy 164187799 # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
+system.cpu0.toL2Bus.respLayer3.occupancy 308745047 # Layer occupancy (ticks)
+system.cpu0.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
+system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu1.dtb.inst_hits 0 # ITB inst hits
+system.cpu1.dtb.inst_misses 0 # ITB inst misses
+system.cpu1.dtb.read_hits 85169560 # DTB read hits
+system.cpu1.dtb.read_misses 81568 # DTB read misses
+system.cpu1.dtb.write_hits 77252621 # DTB write hits
+system.cpu1.dtb.write_misses 28177 # DTB write misses
+system.cpu1.dtb.flush_tlb 14 # Number of times complete TLB was flushed
+system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.dtb.flush_tlb_mva_asid 41415 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dtb.flush_tlb_asid 1036 # Number of times TLB was flushed by ASID
+system.cpu1.dtb.flush_entries 42405 # Number of entries that have been flushed from TLB
+system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.dtb.prefetch_faults 4822 # Number of TLB faults due to prefetch
+system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.dtb.perms_faults 11145 # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses 85251128 # DTB read accesses
+system.cpu1.dtb.write_accesses 77280798 # DTB write accesses
+system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu1.dtb.hits 162422181 # DTB hits
+system.cpu1.dtb.misses 109745 # DTB misses
+system.cpu1.dtb.accesses 162531926 # DTB accesses
+system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu1.itb.inst_hits 451299133 # ITB inst hits
+system.cpu1.itb.inst_misses 60868 # ITB inst misses
+system.cpu1.itb.read_hits 0 # DTB read hits
+system.cpu1.itb.read_misses 0 # DTB read misses
+system.cpu1.itb.write_hits 0 # DTB write hits
+system.cpu1.itb.write_misses 0 # DTB write misses
+system.cpu1.itb.flush_tlb 14 # Number of times complete TLB was flushed
+system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.itb.flush_tlb_mva_asid 41415 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.itb.flush_tlb_asid 1036 # Number of times TLB was flushed by ASID
+system.cpu1.itb.flush_entries 29689 # Number of entries that have been flushed from TLB
+system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu1.itb.read_accesses 0 # DTB read accesses
+system.cpu1.itb.write_accesses 0 # DTB write accesses
+system.cpu1.itb.inst_accesses 451360001 # ITB inst accesses
+system.cpu1.itb.hits 451299133 # DTB hits
+system.cpu1.itb.misses 60868 # DTB misses
+system.cpu1.itb.accesses 451360001 # DTB accesses
+system.cpu1.numCycles 94876549324 # number of cpu cycles simulated
+system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu1.committedInsts 450991688 # Number of instructions committed
+system.cpu1.committedOps 531140635 # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses 488008709 # Number of integer alu accesses
+system.cpu1.num_fp_alu_accesses 470535 # Number of float alu accesses
+system.cpu1.num_func_calls 27052635 # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts 68722135 # number of instructions that are conditional controls
+system.cpu1.num_int_insts 488008709 # number of integer instructions
+system.cpu1.num_fp_insts 470535 # number of float instructions
+system.cpu1.num_int_register_reads 711965253 # number of times the integer registers were read
+system.cpu1.num_int_register_writes 387496587 # number of times the integer registers were written
+system.cpu1.num_fp_register_reads 748074 # number of times the floating registers were read
+system.cpu1.num_fp_register_writes 424948 # number of times the floating registers were written
+system.cpu1.num_cc_register_reads 118082190 # number of times the CC registers were read
+system.cpu1.num_cc_register_writes 117761356 # number of times the CC registers were written
+system.cpu1.num_mem_refs 162414438 # number of memory refs
+system.cpu1.num_load_insts 85168501 # Number of load instructions
+system.cpu1.num_store_insts 77245937 # Number of store instructions
+system.cpu1.num_idle_cycles 93789094629.720032 # Number of idle cycles
+system.cpu1.num_busy_cycles 1087454694.279977 # Number of busy cycles
+system.cpu1.not_idle_fraction 0.011462 # Percentage of non-idle cycles
+system.cpu1.idle_fraction 0.988538 # Percentage of idle cycles
+system.cpu1.Branches 100614893 # Number of branches fetched
+system.cpu1.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction
+system.cpu1.op_class::IntAlu 367777606 69.20% 69.20% # Class of executed instruction
+system.cpu1.op_class::IntMult 1128259 0.21% 69.42% # Class of executed instruction
+system.cpu1.op_class::IntDiv 59926 0.01% 69.43% # Class of executed instruction
+system.cpu1.op_class::FloatAdd 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::FloatCmp 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::FloatCvt 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::FloatMult 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::FloatDiv 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::FloatSqrt 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdAdd 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdAddAcc 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdAlu 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdCmp 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdCvt 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdMisc 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdMult 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdMultAcc 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdShift 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdShiftAcc 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdSqrt 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAdd 8 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAlu 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCmp 13 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCvt 21 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdFloatDiv 0 0.00% 69.43% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc 67918 0.01% 69.44% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMult 0 0.00% 69.44% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 69.44% # Class of executed instruction
+system.cpu1.op_class::SimdFloatSqrt 0 0.00% 69.44% # Class of executed instruction
+system.cpu1.op_class::MemRead 85168501 16.03% 85.47% # Class of executed instruction
+system.cpu1.op_class::MemWrite 77245937 14.53% 100.00% # Class of executed instruction
+system.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
+system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
+system.cpu1.op_class::total 531448189 # Class of executed instruction
+system.cpu1.kern.inst.arm 0 # number of arm instructions executed
+system.cpu1.kern.inst.quiesce 13727 # number of quiesce instructions executed
+system.cpu1.icache.tags.replacements 5018265 # number of replacements
+system.cpu1.icache.tags.tagsinuse 496.292950 # Cycle average of tags in use
+system.cpu1.icache.tags.total_refs 446280351 # Total number of references to valid blocks.
+system.cpu1.icache.tags.sampled_refs 5018777 # Sample count of references to valid blocks.
+system.cpu1.icache.tags.avg_refs 88.922132 # Average number of references to valid blocks.
+system.cpu1.icache.tags.warmup_cycle 8374030789000 # Cycle when the warmup percentage was hit.
+system.cpu1.icache.tags.occ_blocks::cpu1.inst 496.292950 # Average occupied blocks per requestor
+system.cpu1.icache.tags.occ_percent::cpu1.inst 0.969322 # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_percent::total 0.969322 # Average percentage of cache occupancy
+system.cpu1.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::0 231 # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::1 272 # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::2 6 # Occupied blocks per task id
+system.cpu1.icache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id
+system.cpu1.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu1.icache.tags.tag_accesses 907617048 # Number of tag accesses
+system.cpu1.icache.tags.data_accesses 907617048 # Number of data accesses
+system.cpu1.icache.ReadReq_hits::cpu1.inst 446280351 # number of ReadReq hits
+system.cpu1.icache.ReadReq_hits::total 446280351 # number of ReadReq hits
+system.cpu1.icache.demand_hits::cpu1.inst 446280351 # number of demand (read+write) hits
+system.cpu1.icache.demand_hits::total 446280351 # number of demand (read+write) hits
+system.cpu1.icache.overall_hits::cpu1.inst 446280351 # number of overall hits
+system.cpu1.icache.overall_hits::total 446280351 # number of overall hits
+system.cpu1.icache.ReadReq_misses::cpu1.inst 5018782 # number of ReadReq misses
+system.cpu1.icache.ReadReq_misses::total 5018782 # number of ReadReq misses
+system.cpu1.icache.demand_misses::cpu1.inst 5018782 # number of demand (read+write) misses
+system.cpu1.icache.demand_misses::total 5018782 # number of demand (read+write) misses
+system.cpu1.icache.overall_misses::cpu1.inst 5018782 # number of overall misses
+system.cpu1.icache.overall_misses::total 5018782 # number of overall misses
+system.cpu1.icache.ReadReq_miss_latency::cpu1.inst 43828213410 # number of ReadReq miss cycles
+system.cpu1.icache.ReadReq_miss_latency::total 43828213410 # number of ReadReq miss cycles
+system.cpu1.icache.demand_miss_latency::cpu1.inst 43828213410 # number of demand (read+write) miss cycles
+system.cpu1.icache.demand_miss_latency::total 43828213410 # number of demand (read+write) miss cycles
+system.cpu1.icache.overall_miss_latency::cpu1.inst 43828213410 # number of overall miss cycles
+system.cpu1.icache.overall_miss_latency::total 43828213410 # number of overall miss cycles
+system.cpu1.icache.ReadReq_accesses::cpu1.inst 451299133 # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.ReadReq_accesses::total 451299133 # number of ReadReq accesses(hits+misses)
+system.cpu1.icache.demand_accesses::cpu1.inst 451299133 # number of demand (read+write) accesses
+system.cpu1.icache.demand_accesses::total 451299133 # number of demand (read+write) accesses
+system.cpu1.icache.overall_accesses::cpu1.inst 451299133 # number of overall (read+write) accesses
+system.cpu1.icache.overall_accesses::total 451299133 # number of overall (read+write) accesses
+system.cpu1.icache.ReadReq_miss_rate::cpu1.inst 0.011121 # miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_miss_rate::total 0.011121 # miss rate for ReadReq accesses
+system.cpu1.icache.demand_miss_rate::cpu1.inst 0.011121 # miss rate for demand accesses
+system.cpu1.icache.demand_miss_rate::total 0.011121 # miss rate for demand accesses
+system.cpu1.icache.overall_miss_rate::cpu1.inst 0.011121 # miss rate for overall accesses
+system.cpu1.icache.overall_miss_rate::total 0.011121 # miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 8732.838647 # average ReadReq miss latency
+system.cpu1.icache.ReadReq_avg_miss_latency::total 8732.838647 # average ReadReq miss latency
+system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 8732.838647 # average overall miss latency
+system.cpu1.icache.demand_avg_miss_latency::total 8732.838647 # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 8732.838647 # average overall miss latency
+system.cpu1.icache.overall_avg_miss_latency::total 8732.838647 # average overall miss latency
+system.cpu1.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu1.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu1.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu1.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu1.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu1.icache.fast_writes 0 # number of fast writes performed
+system.cpu1.icache.cache_copies 0 # number of cache copies performed
+system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst 5018782 # number of ReadReq MSHR misses
+system.cpu1.icache.ReadReq_mshr_misses::total 5018782 # number of ReadReq MSHR misses
+system.cpu1.icache.demand_mshr_misses::cpu1.inst 5018782 # number of demand (read+write) MSHR misses
+system.cpu1.icache.demand_mshr_misses::total 5018782 # number of demand (read+write) MSHR misses
+system.cpu1.icache.overall_mshr_misses::cpu1.inst 5018782 # number of overall MSHR misses
+system.cpu1.icache.overall_mshr_misses::total 5018782 # number of overall MSHR misses
+system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst 36297023628 # number of ReadReq MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_miss_latency::total 36297023628 # number of ReadReq MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst 36297023628 # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.demand_mshr_miss_latency::total 36297023628 # number of demand (read+write) MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst 36297023628 # number of overall MSHR miss cycles
+system.cpu1.icache.overall_mshr_miss_latency::total 36297023628 # number of overall MSHR miss cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 8745500 # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_uncacheable_latency::total 8745500 # number of ReadReq MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::cpu1.inst 8745500 # number of overall MSHR uncacheable cycles
+system.cpu1.icache.overall_mshr_uncacheable_latency::total 8745500 # number of overall MSHR uncacheable cycles
+system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.011121 # mshr miss rate for ReadReq accesses
+system.cpu1.icache.ReadReq_mshr_miss_rate::total 0.011121 # mshr miss rate for ReadReq accesses
+system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst 0.011121 # mshr miss rate for demand accesses
+system.cpu1.icache.demand_mshr_miss_rate::total 0.011121 # mshr miss rate for demand accesses
+system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst 0.011121 # mshr miss rate for overall accesses
+system.cpu1.icache.overall_mshr_miss_rate::total 0.011121 # mshr miss rate for overall accesses
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 7232.237548 # average ReadReq mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 7232.237548 # average ReadReq mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 7232.237548 # average overall mshr miss latency
+system.cpu1.icache.demand_avg_mshr_miss_latency::total 7232.237548 # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 7232.237548 # average overall mshr miss latency
+system.cpu1.icache.overall_avg_mshr_miss_latency::total 7232.237548 # average overall mshr miss latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
+system.cpu1.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
+system.cpu1.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu1.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_identified 46849798 # number of hwpf identified
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_already_in_mshr 849083 # number of hwpf that were already in mshr
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_already_in_cache 43478767 # number of hwpf that were already in the cache
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_already_in_prefetcher 8509 # number of hwpf that were already in the prefetch queue
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_evicted 0 # number of hwpf removed due to no buffer left
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_removed_MSHR_hit 498 # number of hwpf removed because MSHR allocated
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_issued 2512941 # number of hwpf issued
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_span_page 4003522 # number of hwpf spanning a virtual page
+system.cpu1.l2cache.prefetcher.prefetcher.num_hwpf_squashed_from_miss 0 # number of hwpf that got squashed due to a miss aborting calculation time
+system.cpu1.l2cache.tags.replacements 3186327 # number of replacements
+system.cpu1.l2cache.tags.tagsinuse 13749.059276 # Cycle average of tags in use
+system.cpu1.l2cache.tags.total_refs 10995274 # Total number of references to valid blocks.
+system.cpu1.l2cache.tags.sampled_refs 3202540 # Sample count of references to valid blocks.
+system.cpu1.l2cache.tags.avg_refs 3.433298 # Average number of references to valid blocks.
+system.cpu1.l2cache.tags.warmup_cycle 10289671385000 # Cycle when the warmup percentage was hit.
+system.cpu1.l2cache.tags.occ_blocks::writebacks 3719.678025 # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.dtb.walker 60.787845 # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.itb.walker 70.255948 # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.inst 738.115958 # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.data 2404.101650 # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_blocks::cpu1.l2cache.prefetcher 6756.119849 # Average occupied blocks per requestor
+system.cpu1.l2cache.tags.occ_percent::writebacks 0.227031 # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.dtb.walker 0.003710 # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.itb.walker 0.004288 # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.inst 0.045051 # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.data 0.146735 # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::cpu1.l2cache.prefetcher 0.412361 # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_percent::total 0.839176 # Average percentage of cache occupancy
+system.cpu1.l2cache.tags.occ_task_id_blocks::1022 9826 # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1023 113 # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_blocks::1024 6274 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::0 142 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::1 1008 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::2 2026 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::3 4347 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1022::4 2303 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::0 5 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::1 31 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::2 4 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::3 61 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1023::4 12 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::0 72 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::1 496 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::2 1278 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::3 3095 # Occupied blocks per task id
+system.cpu1.l2cache.tags.age_task_id_blocks_1024::4 1333 # Occupied blocks per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1022 0.599731 # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1023 0.006897 # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.occ_task_id_percent::1024 0.382935 # Percentage of cache occupancy per task id
+system.cpu1.l2cache.tags.tag_accesses 238490090 # Number of tag accesses
+system.cpu1.l2cache.tags.data_accesses 238490090 # Number of data accesses
+system.cpu1.l2cache.ReadReq_hits::cpu1.dtb.walker 228775 # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::cpu1.itb.walker 138969 # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::cpu1.inst 4837723 # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::cpu1.data 2811594 # number of ReadReq hits
+system.cpu1.l2cache.ReadReq_hits::total 8017061 # number of ReadReq hits
+system.cpu1.l2cache.Writeback_hits::writebacks 3078590 # number of Writeback hits
+system.cpu1.l2cache.Writeback_hits::total 3078590 # number of Writeback hits
+system.cpu1.l2cache.UpgradeReq_hits::cpu1.data 84508 # number of UpgradeReq hits
+system.cpu1.l2cache.UpgradeReq_hits::total 84508 # number of UpgradeReq hits
+system.cpu1.l2cache.SCUpgradeReq_hits::cpu1.data 36910 # number of SCUpgradeReq hits
+system.cpu1.l2cache.SCUpgradeReq_hits::total 36910 # number of SCUpgradeReq hits
+system.cpu1.l2cache.ReadExReq_hits::cpu1.data 942789 # number of ReadExReq hits
+system.cpu1.l2cache.ReadExReq_hits::total 942789 # number of ReadExReq hits
+system.cpu1.l2cache.demand_hits::cpu1.dtb.walker 228775 # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.itb.walker 138969 # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.inst 4837723 # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::cpu1.data 3754383 # number of demand (read+write) hits
+system.cpu1.l2cache.demand_hits::total 8959850 # number of demand (read+write) hits
+system.cpu1.l2cache.overall_hits::cpu1.dtb.walker 228775 # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.itb.walker 138969 # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.inst 4837723 # number of overall hits
+system.cpu1.l2cache.overall_hits::cpu1.data 3754383 # number of overall hits
+system.cpu1.l2cache.overall_hits::total 8959850 # number of overall hits
+system.cpu1.l2cache.ReadReq_misses::cpu1.dtb.walker 12809 # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::cpu1.itb.walker 11666 # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::cpu1.inst 181059 # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::cpu1.data 1016624 # number of ReadReq misses
+system.cpu1.l2cache.ReadReq_misses::total 1222158 # number of ReadReq misses
+system.cpu1.l2cache.UpgradeReq_misses::cpu1.data 110012 # number of UpgradeReq misses
+system.cpu1.l2cache.UpgradeReq_misses::total 110012 # number of UpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::cpu1.data 159084 # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeReq_misses::total 159084 # number of SCUpgradeReq misses
+system.cpu1.l2cache.SCUpgradeFailReq_misses::cpu1.data 8 # number of SCUpgradeFailReq misses
+system.cpu1.l2cache.SCUpgradeFailReq_misses::total 8 # number of SCUpgradeFailReq misses
+system.cpu1.l2cache.ReadExReq_misses::cpu1.data 227840 # number of ReadExReq misses
+system.cpu1.l2cache.ReadExReq_misses::total 227840 # number of ReadExReq misses
+system.cpu1.l2cache.demand_misses::cpu1.dtb.walker 12809 # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.itb.walker 11666 # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.inst 181059 # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::cpu1.data 1244464 # number of demand (read+write) misses
+system.cpu1.l2cache.demand_misses::total 1449998 # number of demand (read+write) misses
+system.cpu1.l2cache.overall_misses::cpu1.dtb.walker 12809 # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.itb.walker 11666 # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.inst 181059 # number of overall misses
+system.cpu1.l2cache.overall_misses::cpu1.data 1244464 # number of overall misses
+system.cpu1.l2cache.overall_misses::total 1449998 # number of overall misses
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.dtb.walker 589793966 # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.itb.walker 732581953 # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.inst 4736583796 # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::cpu1.data 33373068876 # number of ReadReq miss cycles
+system.cpu1.l2cache.ReadReq_miss_latency::total 39432028591 # number of ReadReq miss cycles
+system.cpu1.l2cache.UpgradeReq_miss_latency::cpu1.data 2203650350 # number of UpgradeReq miss cycles
+system.cpu1.l2cache.UpgradeReq_miss_latency::total 2203650350 # number of UpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeReq_miss_latency::cpu1.data 3257454308 # number of SCUpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeReq_miss_latency::total 3257454308 # number of SCUpgradeReq miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::cpu1.data 2221500 # number of SCUpgradeFailReq miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_miss_latency::total 2221500 # number of SCUpgradeFailReq miss cycles
+system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data 10235414817 # number of ReadExReq miss cycles
+system.cpu1.l2cache.ReadExReq_miss_latency::total 10235414817 # number of ReadExReq miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.dtb.walker 589793966 # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.itb.walker 732581953 # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.inst 4736583796 # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::cpu1.data 43608483693 # number of demand (read+write) miss cycles
+system.cpu1.l2cache.demand_miss_latency::total 49667443408 # number of demand (read+write) miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.dtb.walker 589793966 # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.itb.walker 732581953 # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.inst 4736583796 # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::cpu1.data 43608483693 # number of overall miss cycles
+system.cpu1.l2cache.overall_miss_latency::total 49667443408 # number of overall miss cycles
+system.cpu1.l2cache.ReadReq_accesses::cpu1.dtb.walker 241584 # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::cpu1.itb.walker 150635 # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::cpu1.inst 5018782 # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::cpu1.data 3828218 # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.ReadReq_accesses::total 9239219 # number of ReadReq accesses(hits+misses)
+system.cpu1.l2cache.Writeback_accesses::writebacks 3078590 # number of Writeback accesses(hits+misses)
+system.cpu1.l2cache.Writeback_accesses::total 3078590 # number of Writeback accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data 194520 # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.UpgradeReq_accesses::total 194520 # number of UpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::cpu1.data 195994 # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeReq_accesses::total 195994 # number of SCUpgradeReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeFailReq_accesses::cpu1.data 8 # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu1.l2cache.SCUpgradeFailReq_accesses::total 8 # number of SCUpgradeFailReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::cpu1.data 1170629 # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.ReadExReq_accesses::total 1170629 # number of ReadExReq accesses(hits+misses)
+system.cpu1.l2cache.demand_accesses::cpu1.dtb.walker 241584 # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.itb.walker 150635 # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.inst 5018782 # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::cpu1.data 4998847 # number of demand (read+write) accesses
+system.cpu1.l2cache.demand_accesses::total 10409848 # number of demand (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.dtb.walker 241584 # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.itb.walker 150635 # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.inst 5018782 # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::cpu1.data 4998847 # number of overall (read+write) accesses
+system.cpu1.l2cache.overall_accesses::total 10409848 # number of overall (read+write) accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.dtb.walker 0.053021 # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.itb.walker 0.077445 # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.inst 0.036076 # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::cpu1.data 0.265561 # miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_miss_rate::total 0.132279 # miss rate for ReadReq accesses
+system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data 0.565556 # miss rate for UpgradeReq accesses
+system.cpu1.l2cache.UpgradeReq_miss_rate::total 0.565556 # miss rate for UpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeReq_miss_rate::cpu1.data 0.811678 # miss rate for SCUpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeReq_miss_rate::total 0.811678 # miss rate for SCUpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeFailReq accesses
+system.cpu1.l2cache.SCUpgradeFailReq_miss_rate::total 1 # miss rate for SCUpgradeFailReq accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data 0.194630 # miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_miss_rate::total 0.194630 # miss rate for ReadExReq accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.dtb.walker 0.053021 # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.itb.walker 0.077445 # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.inst 0.036076 # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::cpu1.data 0.248950 # miss rate for demand accesses
+system.cpu1.l2cache.demand_miss_rate::total 0.139291 # miss rate for demand accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.dtb.walker 0.053021 # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.itb.walker 0.077445 # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.inst 0.036076 # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::cpu1.data 0.248950 # miss rate for overall accesses
+system.cpu1.l2cache.overall_miss_rate::total 0.139291 # miss rate for overall accesses
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.dtb.walker 46045.278008 # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.itb.walker 62796.327190 # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.inst 26160.443811 # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::cpu1.data 32827.347058 # average ReadReq miss latency
+system.cpu1.l2cache.ReadReq_avg_miss_latency::total 32264.264188 # average ReadReq miss latency
+system.cpu1.l2cache.UpgradeReq_avg_miss_latency::cpu1.data 20030.999800 # average UpgradeReq miss latency
+system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 20030.999800 # average UpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::cpu1.data 20476.316336 # average SCUpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_miss_latency::total 20476.316336 # average SCUpgradeReq miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::cpu1.data 277687.500000 # average SCUpgradeFailReq miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_miss_latency::total 277687.500000 # average SCUpgradeFailReq miss latency
+system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 44923.695650 # average ReadExReq miss latency
+system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 44923.695650 # average ReadExReq miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.dtb.walker 46045.278008 # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.itb.walker 62796.327190 # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 26160.443811 # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 35041.980879 # average overall miss latency
+system.cpu1.l2cache.demand_avg_miss_latency::total 34253.456493 # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.dtb.walker 46045.278008 # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.itb.walker 62796.327190 # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 26160.443811 # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 35041.980879 # average overall miss latency
+system.cpu1.l2cache.overall_avg_miss_latency::total 34253.456493 # average overall miss latency
+system.cpu1.l2cache.blocked_cycles::no_mshrs 7768 # number of cycles access was blocked
+system.cpu1.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu1.l2cache.blocked::no_mshrs 221 # number of cycles access was blocked
+system.cpu1.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu1.l2cache.avg_blocked_cycles::no_mshrs 35.149321 # average number of cycles each access was blocked
+system.cpu1.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu1.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu1.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu1.l2cache.writebacks::writebacks 1013300 # number of writebacks
+system.cpu1.l2cache.writebacks::total 1013300 # number of writebacks
+system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.inst 27917 # number of ReadReq MSHR hits
+system.cpu1.l2cache.ReadReq_mshr_hits::cpu1.data 1038 # number of ReadReq MSHR hits
+system.cpu1.l2cache.ReadReq_mshr_hits::total 28955 # number of ReadReq MSHR hits
+system.cpu1.l2cache.ReadExReq_mshr_hits::cpu1.data 6115 # number of ReadExReq MSHR hits
+system.cpu1.l2cache.ReadExReq_mshr_hits::total 6115 # number of ReadExReq MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.inst 27917 # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::cpu1.data 7153 # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.demand_mshr_hits::total 35070 # number of demand (read+write) MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.inst 27917 # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::cpu1.data 7153 # number of overall MSHR hits
+system.cpu1.l2cache.overall_mshr_hits::total 35070 # number of overall MSHR hits
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.dtb.walker 12809 # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.itb.walker 11666 # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.inst 153142 # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::cpu1.data 1015586 # number of ReadReq MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_misses::total 1193203 # number of ReadReq MSHR misses
+system.cpu1.l2cache.HardPFReq_mshr_misses::cpu1.l2cache.prefetcher 2512812 # number of HardPFReq MSHR misses
+system.cpu1.l2cache.HardPFReq_mshr_misses::total 2512812 # number of HardPFReq MSHR misses
+system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data 110012 # number of UpgradeReq MSHR misses
+system.cpu1.l2cache.UpgradeReq_mshr_misses::total 110012 # number of UpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeReq_mshr_misses::cpu1.data 159084 # number of SCUpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeReq_mshr_misses::total 159084 # number of SCUpgradeReq MSHR misses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::cpu1.data 8 # number of SCUpgradeFailReq MSHR misses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_misses::total 8 # number of SCUpgradeFailReq MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data 221725 # number of ReadExReq MSHR misses
+system.cpu1.l2cache.ReadExReq_mshr_misses::total 221725 # number of ReadExReq MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.dtb.walker 12809 # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.itb.walker 11666 # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.inst 153142 # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::cpu1.data 1237311 # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.demand_mshr_misses::total 1414928 # number of demand (read+write) MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.dtb.walker 12809 # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.itb.walker 11666 # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.inst 153142 # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.data 1237311 # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::cpu1.l2cache.prefetcher 2512812 # number of overall MSHR misses
+system.cpu1.l2cache.overall_mshr_misses::total 3927740 # number of overall MSHR misses
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.dtb.walker 499166550 # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.itb.walker 649598551 # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.inst 3217080793 # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::cpu1.data 26145933834 # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_latency::total 30511779728 # number of ReadReq MSHR miss cycles
+system.cpu1.l2cache.HardPFReq_mshr_miss_latency::cpu1.l2cache.prefetcher 74093026830 # number of HardPFReq MSHR miss cycles
+system.cpu1.l2cache.HardPFReq_mshr_miss_latency::total 74093026830 # number of HardPFReq MSHR miss cycles
+system.cpu1.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 26166697651 # number of WriteInvalidateReq MSHR miss cycles
+system.cpu1.l2cache.WriteInvalidateReq_mshr_miss_latency::total 26166697651 # number of WriteInvalidateReq MSHR miss cycles
+system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data 1898740270 # number of UpgradeReq MSHR miss cycles
+system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total 1898740270 # number of UpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::cpu1.data 2221301592 # number of SCUpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_latency::total 2221301592 # number of SCUpgradeReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::cpu1.data 1836500 # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_latency::total 1836500 # number of SCUpgradeFailReq MSHR miss cycles
+system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data 8021601600 # number of ReadExReq MSHR miss cycles
+system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 8021601600 # number of ReadExReq MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.dtb.walker 499166550 # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.itb.walker 649598551 # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst 3217080793 # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 34167535434 # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.demand_mshr_miss_latency::total 38533381328 # number of demand (read+write) MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.dtb.walker 499166550 # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.itb.walker 649598551 # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst 3217080793 # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 34167535434 # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.l2cache.prefetcher 74093026830 # number of overall MSHR miss cycles
+system.cpu1.l2cache.overall_mshr_miss_latency::total 112626408158 # number of overall MSHR miss cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.inst 7884500 # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::cpu1.data 3785923263 # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_uncacheable_latency::total 3793807763 # number of ReadReq MSHR uncacheable cycles
+system.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::cpu1.data 3621697529 # number of WriteReq MSHR uncacheable cycles
+system.cpu1.l2cache.WriteReq_mshr_uncacheable_latency::total 3621697529 # number of WriteReq MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.inst 7884500 # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::cpu1.data 7407620792 # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.overall_mshr_uncacheable_latency::total 7415505292 # number of overall MSHR uncacheable cycles
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.053021 # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.077445 # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.inst 0.030514 # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::cpu1.data 0.265289 # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.ReadReq_mshr_miss_rate::total 0.129145 # mshr miss rate for ReadReq accesses
+system.cpu1.l2cache.HardPFReq_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses
+system.cpu1.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses
+system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data 0.565556 # mshr miss rate for UpgradeReq accesses
+system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total 0.565556 # mshr miss rate for UpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.811678 # mshr miss rate for SCUpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.811678 # mshr miss rate for SCUpgradeReq accesses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeFailReq accesses
+system.cpu1.l2cache.SCUpgradeFailReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeFailReq accesses
+system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data 0.189407 # mshr miss rate for ReadExReq accesses
+system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total 0.189407 # mshr miss rate for ReadExReq accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.dtb.walker 0.053021 # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.itb.walker 0.077445 # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst 0.030514 # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data 0.247519 # mshr miss rate for demand accesses
+system.cpu1.l2cache.demand_mshr_miss_rate::total 0.135922 # mshr miss rate for demand accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.dtb.walker 0.053021 # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.itb.walker 0.077445 # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst 0.030514 # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data 0.247519 # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.l2cache.prefetcher inf # mshr miss rate for overall accesses
+system.cpu1.l2cache.overall_mshr_miss_rate::total 0.377310 # mshr miss rate for overall accesses
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 38969.985947 # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 55683.057689 # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.inst 21007.174994 # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::cpu1.data 25744.677294 # average ReadReq mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_miss_latency::total 25571.323344 # average ReadReq mshr miss latency
+system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 29486.100365 # average HardPFReq mshr miss latency
+system.cpu1.l2cache.HardPFReq_avg_mshr_miss_latency::total 29486.100365 # average HardPFReq mshr miss latency
+system.cpu1.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data inf # average WriteInvalidateReq mshr miss latency
+system.cpu1.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency
+system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 17259.392339 # average UpgradeReq mshr miss latency
+system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 17259.392339 # average UpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 13963.073546 # average SCUpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 13963.073546 # average SCUpgradeReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::cpu1.data 229562.500000 # average SCUpgradeFailReq mshr miss latency
+system.cpu1.l2cache.SCUpgradeFailReq_avg_mshr_miss_latency::total 229562.500000 # average SCUpgradeFailReq mshr miss latency
+system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 36178.155824 # average ReadExReq mshr miss latency
+system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 36178.155824 # average ReadExReq mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.dtb.walker 38969.985947 # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.itb.walker 55683.057689 # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 21007.174994 # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 27614.347108 # average overall mshr miss latency
+system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 27233.457341 # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.dtb.walker 38969.985947 # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.itb.walker 55683.057689 # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 21007.174994 # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 27614.347108 # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.l2cache.prefetcher 29486.100365 # average overall mshr miss latency
+system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 28674.608848 # average overall mshr miss latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
+system.cpu1.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
+system.cpu1.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu1.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu1.dcache.tags.replacements 5412769 # number of replacements
+system.cpu1.dcache.tags.tagsinuse 455.628997 # Cycle average of tags in use
+system.cpu1.dcache.tags.total_refs 156797756 # Total number of references to valid blocks.
+system.cpu1.dcache.tags.sampled_refs 5413278 # Sample count of references to valid blocks.
+system.cpu1.dcache.tags.avg_refs 28.965399 # Average number of references to valid blocks.
+system.cpu1.dcache.tags.warmup_cycle 8374220312000 # Cycle when the warmup percentage was hit.
+system.cpu1.dcache.tags.occ_blocks::cpu1.data 455.628997 # Average occupied blocks per requestor
+system.cpu1.dcache.tags.occ_percent::cpu1.data 0.889900 # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_percent::total 0.889900 # Average percentage of cache occupancy
+system.cpu1.dcache.tags.occ_task_id_blocks::1024 509 # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::0 75 # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::1 353 # Occupied blocks per task id
+system.cpu1.dcache.tags.age_task_id_blocks_1024::2 81 # Occupied blocks per task id
+system.cpu1.dcache.tags.occ_task_id_percent::1024 0.994141 # Percentage of cache occupancy per task id
+system.cpu1.dcache.tags.tag_accesses 330228848 # Number of tag accesses
+system.cpu1.dcache.tags.data_accesses 330228848 # Number of data accesses
+system.cpu1.dcache.ReadReq_hits::cpu1.data 79329783 # number of ReadReq hits
+system.cpu1.dcache.ReadReq_hits::total 79329783 # number of ReadReq hits
+system.cpu1.dcache.WriteReq_hits::cpu1.data 73242746 # number of WriteReq hits
+system.cpu1.dcache.WriteReq_hits::total 73242746 # number of WriteReq hits
+system.cpu1.dcache.SoftPFReq_hits::cpu1.data 190572 # number of SoftPFReq hits
+system.cpu1.dcache.SoftPFReq_hits::total 190572 # number of SoftPFReq hits
+system.cpu1.dcache.WriteInvalidateReq_hits::cpu1.data 704958 # number of WriteInvalidateReq hits
+system.cpu1.dcache.WriteInvalidateReq_hits::total 704958 # number of WriteInvalidateReq hits
+system.cpu1.dcache.LoadLockedReq_hits::cpu1.data 1728485 # number of LoadLockedReq hits
+system.cpu1.dcache.LoadLockedReq_hits::total 1728485 # number of LoadLockedReq hits
+system.cpu1.dcache.StoreCondReq_hits::cpu1.data 1710118 # number of StoreCondReq hits
+system.cpu1.dcache.StoreCondReq_hits::total 1710118 # number of StoreCondReq hits
+system.cpu1.dcache.demand_hits::cpu1.data 152572529 # number of demand (read+write) hits
+system.cpu1.dcache.demand_hits::total 152572529 # number of demand (read+write) hits
+system.cpu1.dcache.overall_hits::cpu1.data 152763101 # number of overall hits
+system.cpu1.dcache.overall_hits::total 152763101 # number of overall hits
+system.cpu1.dcache.ReadReq_misses::cpu1.data 3054941 # number of ReadReq misses
+system.cpu1.dcache.ReadReq_misses::total 3054941 # number of ReadReq misses
+system.cpu1.dcache.WriteReq_misses::cpu1.data 1365411 # number of WriteReq misses
+system.cpu1.dcache.WriteReq_misses::total 1365411 # number of WriteReq misses
+system.cpu1.dcache.SoftPFReq_misses::cpu1.data 663261 # number of SoftPFReq misses
+system.cpu1.dcache.SoftPFReq_misses::total 663261 # number of SoftPFReq misses
+system.cpu1.dcache.LoadLockedReq_misses::cpu1.data 178994 # number of LoadLockedReq misses
+system.cpu1.dcache.LoadLockedReq_misses::total 178994 # number of LoadLockedReq misses
+system.cpu1.dcache.StoreCondReq_misses::cpu1.data 196091 # number of StoreCondReq misses
+system.cpu1.dcache.StoreCondReq_misses::total 196091 # number of StoreCondReq misses
+system.cpu1.dcache.demand_misses::cpu1.data 4420352 # number of demand (read+write) misses
+system.cpu1.dcache.demand_misses::total 4420352 # number of demand (read+write) misses
+system.cpu1.dcache.overall_misses::cpu1.data 5083613 # number of overall misses
+system.cpu1.dcache.overall_misses::total 5083613 # number of overall misses
+system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 45633904603 # number of ReadReq miss cycles
+system.cpu1.dcache.ReadReq_miss_latency::total 45633904603 # number of ReadReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::cpu1.data 23251947701 # number of WriteReq miss cycles
+system.cpu1.dcache.WriteReq_miss_latency::total 23251947701 # number of WriteReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data 2574333319 # number of LoadLockedReq miss cycles
+system.cpu1.dcache.LoadLockedReq_miss_latency::total 2574333319 # number of LoadLockedReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data 4154245626 # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondReq_miss_latency::total 4154245626 # number of StoreCondReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data 2386500 # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.StoreCondFailReq_miss_latency::total 2386500 # number of StoreCondFailReq miss cycles
+system.cpu1.dcache.demand_miss_latency::cpu1.data 68885852304 # number of demand (read+write) miss cycles
+system.cpu1.dcache.demand_miss_latency::total 68885852304 # number of demand (read+write) miss cycles
+system.cpu1.dcache.overall_miss_latency::cpu1.data 68885852304 # number of overall miss cycles
+system.cpu1.dcache.overall_miss_latency::total 68885852304 # number of overall miss cycles
+system.cpu1.dcache.ReadReq_accesses::cpu1.data 82384724 # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.ReadReq_accesses::total 82384724 # number of ReadReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::cpu1.data 74608157 # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.WriteReq_accesses::total 74608157 # number of WriteReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::cpu1.data 853833 # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.SoftPFReq_accesses::total 853833 # number of SoftPFReq accesses(hits+misses)
+system.cpu1.dcache.WriteInvalidateReq_accesses::cpu1.data 704958 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu1.dcache.WriteInvalidateReq_accesses::total 704958 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data 1907479 # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.LoadLockedReq_accesses::total 1907479 # number of LoadLockedReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::cpu1.data 1906209 # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.StoreCondReq_accesses::total 1906209 # number of StoreCondReq accesses(hits+misses)
+system.cpu1.dcache.demand_accesses::cpu1.data 156992881 # number of demand (read+write) accesses
+system.cpu1.dcache.demand_accesses::total 156992881 # number of demand (read+write) accesses
+system.cpu1.dcache.overall_accesses::cpu1.data 157846714 # number of overall (read+write) accesses
+system.cpu1.dcache.overall_accesses::total 157846714 # number of overall (read+write) accesses
+system.cpu1.dcache.ReadReq_miss_rate::cpu1.data 0.037081 # miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_miss_rate::total 0.037081 # miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::cpu1.data 0.018301 # miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_miss_rate::total 0.018301 # miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::cpu1.data 0.776804 # miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_miss_rate::total 0.776804 # miss rate for SoftPFReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data 0.093838 # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_miss_rate::total 0.093838 # miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data 0.102870 # miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_miss_rate::total 0.102870 # miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_miss_rate::cpu1.data 0.028156 # miss rate for demand accesses
+system.cpu1.dcache.demand_miss_rate::total 0.028156 # miss rate for demand accesses
+system.cpu1.dcache.overall_miss_rate::cpu1.data 0.032206 # miss rate for overall accesses
+system.cpu1.dcache.overall_miss_rate::total 0.032206 # miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 14937.736802 # average ReadReq miss latency
+system.cpu1.dcache.ReadReq_avg_miss_latency::total 14937.736802 # average ReadReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 17029.266427 # average WriteReq miss latency
+system.cpu1.dcache.WriteReq_avg_miss_latency::total 17029.266427 # average WriteReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14382.232471 # average LoadLockedReq miss latency
+system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 14382.232471 # average LoadLockedReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 21185.294715 # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 21185.294715 # average StoreCondReq miss latency
+system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data inf # average StoreCondFailReq miss latency
+system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total inf # average StoreCondFailReq miss latency
+system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 15583.793396 # average overall miss latency
+system.cpu1.dcache.demand_avg_miss_latency::total 15583.793396 # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 13550.569704 # average overall miss latency
+system.cpu1.dcache.overall_avg_miss_latency::total 13550.569704 # average overall miss latency
+system.cpu1.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu1.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu1.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu1.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu1.dcache.fast_writes 704958 # number of fast writes performed
+system.cpu1.dcache.cache_copies 0 # number of cache copies performed
+system.cpu1.dcache.writebacks::writebacks 3078594 # number of writebacks
+system.cpu1.dcache.writebacks::total 3078594 # number of writebacks
+system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data 23839 # number of ReadReq MSHR hits
+system.cpu1.dcache.ReadReq_mshr_hits::total 23839 # number of ReadReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data 436 # number of WriteReq MSHR hits
+system.cpu1.dcache.WriteReq_mshr_hits::total 436 # number of WriteReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data 45139 # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.LoadLockedReq_mshr_hits::total 45139 # number of LoadLockedReq MSHR hits
+system.cpu1.dcache.demand_mshr_hits::cpu1.data 24275 # number of demand (read+write) MSHR hits
+system.cpu1.dcache.demand_mshr_hits::total 24275 # number of demand (read+write) MSHR hits
+system.cpu1.dcache.overall_mshr_hits::cpu1.data 24275 # number of overall MSHR hits
+system.cpu1.dcache.overall_mshr_hits::total 24275 # number of overall MSHR hits
+system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data 3031102 # number of ReadReq MSHR misses
+system.cpu1.dcache.ReadReq_mshr_misses::total 3031102 # number of ReadReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data 1364975 # number of WriteReq MSHR misses
+system.cpu1.dcache.WriteReq_mshr_misses::total 1364975 # number of WriteReq MSHR misses
+system.cpu1.dcache.SoftPFReq_mshr_misses::cpu1.data 663261 # number of SoftPFReq MSHR misses
+system.cpu1.dcache.SoftPFReq_mshr_misses::total 663261 # number of SoftPFReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data 133855 # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.LoadLockedReq_mshr_misses::total 133855 # number of LoadLockedReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data 196002 # number of StoreCondReq MSHR misses
+system.cpu1.dcache.StoreCondReq_mshr_misses::total 196002 # number of StoreCondReq MSHR misses
+system.cpu1.dcache.demand_mshr_misses::cpu1.data 4396077 # number of demand (read+write) MSHR misses
+system.cpu1.dcache.demand_mshr_misses::total 4396077 # number of demand (read+write) MSHR misses
+system.cpu1.dcache.overall_mshr_misses::cpu1.data 5059338 # number of overall MSHR misses
+system.cpu1.dcache.overall_mshr_misses::total 5059338 # number of overall MSHR misses
+system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 38375786357 # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_miss_latency::total 38375786357 # number of ReadReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data 20437608309 # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.WriteReq_mshr_miss_latency::total 20437608309 # number of WriteReq MSHR miss cycles
+system.cpu1.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 14184435008 # number of SoftPFReq MSHR miss cycles
+system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total 14184435008 # number of SoftPFReq MSHR miss cycles
+system.cpu1.dcache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 31455228300 # number of WriteInvalidateReq MSHR miss cycles
+system.cpu1.dcache.WriteInvalidateReq_mshr_miss_latency::total 31455228300 # number of WriteInvalidateReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1522508206 # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total 1522508206 # number of LoadLockedReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 3750879374 # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total 3750879374 # number of StoreCondReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data 2276500 # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total 2276500 # number of StoreCondFailReq MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 58813394666 # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.demand_mshr_miss_latency::total 58813394666 # number of demand (read+write) MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 72997829674 # number of overall MSHR miss cycles
+system.cpu1.dcache.overall_mshr_miss_latency::total 72997829674 # number of overall MSHR miss cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 3974280487 # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total 3974280487 # number of ReadReq MSHR uncacheable cycles
+system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 3786981721 # number of WriteReq MSHR uncacheable cycles
+system.cpu1.dcache.WriteReq_mshr_uncacheable_latency::total 3786981721 # number of WriteReq MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::cpu1.data 7761262208 # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.overall_mshr_uncacheable_latency::total 7761262208 # number of overall MSHR uncacheable cycles
+system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.036792 # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.ReadReq_mshr_miss_rate::total 0.036792 # mshr miss rate for ReadReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.018295 # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.WriteReq_mshr_miss_rate::total 0.018295 # mshr miss rate for WriteReq accesses
+system.cpu1.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.776804 # mshr miss rate for SoftPFReq accesses
+system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total 0.776804 # mshr miss rate for SoftPFReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.070174 # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total 0.070174 # mshr miss rate for LoadLockedReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.102823 # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total 0.102823 # mshr miss rate for StoreCondReq accesses
+system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data 0.028002 # mshr miss rate for demand accesses
+system.cpu1.dcache.demand_mshr_miss_rate::total 0.028002 # mshr miss rate for demand accesses
+system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data 0.032052 # mshr miss rate for overall accesses
+system.cpu1.dcache.overall_mshr_miss_rate::total 0.032052 # mshr miss rate for overall accesses
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12660.671385 # average ReadReq mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 12660.671385 # average ReadReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 14972.881048 # average WriteReq mshr miss latency
+system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 14972.881048 # average WriteReq mshr miss latency
+system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 21385.902394 # average SoftPFReq mshr miss latency
+system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 21385.902394 # average SoftPFReq mshr miss latency
+system.cpu1.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data inf # average WriteInvalidateReq mshr miss latency
+system.cpu1.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 11374.309559 # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11374.309559 # average LoadLockedReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 19136.944388 # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 19136.944388 # average StoreCondReq mshr miss latency
+system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data inf # average StoreCondFailReq mshr miss latency
+system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total inf # average StoreCondFailReq mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13378.608852 # average overall mshr miss latency
+system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13378.608852 # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 14428.336212 # average overall mshr miss latency
+system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14428.336212 # average overall mshr miss latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
+system.cpu1.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
+system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu1.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu1.toL2Bus.trans_dist::ReadReq 12531191 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadResp 9460246 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteReq 22034 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteResp 22034 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::Writeback 3078590 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::HardPFReq 3649719 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteInvalidateReq 1670210 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::WriteInvalidateResp 704958 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeReq 365743 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeReq 350744 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeResp 452026 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::SCUpgradeFailReq 55 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::UpgradeFailResp 102 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExReq 1320531 # Transaction distribution
+system.cpu1.toL2Bus.trans_dist::ReadExResp 1177447 # Transaction distribution
+system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 10037784 # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 15516501 # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 332477 # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 559655 # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_count::total 26446417 # Packet count per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side 321202488 # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side 568398888 # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.itb.walker.dma::system.cpu1.l2cache.cpu_side 1205080 # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size_system.cpu1.dtb.walker.dma::system.cpu1.l2cache.cpu_side 1932672 # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.pkt_size::total 892739128 # Cumulative packet size per connected master and slave (bytes)
+system.cpu1.toL2Bus.snoops 8517318 # Total snoops (count)
+system.cpu1.toL2Bus.snoop_fanout::samples 22943145 # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::mean 5.359651 # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::stdev 0.479898 # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::5 14691626 64.03% 64.03% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::6 8251519 35.97% 100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram
+system.cpu1.toL2Bus.snoop_fanout::total 22943145 # Request fanout histogram
+system.cpu1.toL2Bus.reqLayer0.occupancy 11163844442 # Layer occupancy (ticks)
+system.cpu1.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu1.toL2Bus.snoopLayer0.occupancy 175587993 # Layer occupancy (ticks)
+system.cpu1.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu1.toL2Bus.respLayer0.occupancy 7529809391 # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu1.toL2Bus.respLayer1.occupancy 8141370258 # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
+system.cpu1.toL2Bus.respLayer2.occupancy 182479297 # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
+system.cpu1.toL2Bus.respLayer3.occupancy 318532791 # Layer occupancy (ticks)
+system.cpu1.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
+system.iocache.tags.replacements 115665 # number of replacements
+system.iocache.tags.tagsinuse 11.304646 # Cycle average of tags in use
+system.iocache.tags.total_refs 3 # Total number of references to valid blocks.
+system.iocache.tags.sampled_refs 115681 # Sample count of references to valid blocks.
+system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks.
+system.iocache.tags.warmup_cycle 9130394779000 # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ethernet 7.406620 # Average occupied blocks per requestor
+system.iocache.tags.occ_blocks::realview.ide 3.898026 # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ethernet 0.462914 # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::realview.ide 0.243627 # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total 0.706540 # Average percentage of cache occupancy
+system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
+system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id
+system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
+system.iocache.tags.tag_accesses 1041810 # Number of tag accesses
+system.iocache.tags.data_accesses 1041810 # Number of data accesses
+system.iocache.WriteInvalidateReq_hits::realview.ide 106728 # number of WriteInvalidateReq hits
+system.iocache.WriteInvalidateReq_hits::total 106728 # number of WriteInvalidateReq hits
+system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses
+system.iocache.ReadReq_misses::realview.ide 8941 # number of ReadReq misses
+system.iocache.ReadReq_misses::total 8978 # number of ReadReq misses
+system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses
+system.iocache.WriteReq_misses::total 3 # number of WriteReq misses
+system.iocache.WriteInvalidateReq_misses::realview.ide 54 # number of WriteInvalidateReq misses
+system.iocache.WriteInvalidateReq_misses::total 54 # number of WriteInvalidateReq misses
+system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses
+system.iocache.demand_misses::realview.ide 8941 # number of demand (read+write) misses
+system.iocache.demand_misses::total 8981 # number of demand (read+write) misses
+system.iocache.overall_misses::realview.ethernet 40 # number of overall misses
+system.iocache.overall_misses::realview.ide 8941 # number of overall misses
+system.iocache.overall_misses::total 8981 # number of overall misses
+system.iocache.ReadReq_miss_latency::realview.ethernet 5707000 # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::realview.ide 1994628595 # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total 2000335595 # number of ReadReq miss cycles
+system.iocache.WriteReq_miss_latency::realview.ethernet 357000 # number of WriteReq miss cycles
+system.iocache.WriteReq_miss_latency::total 357000 # number of WriteReq miss cycles
+system.iocache.demand_miss_latency::realview.ethernet 6064000 # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::realview.ide 1994628595 # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total 2000692595 # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::realview.ethernet 6064000 # number of overall miss cycles
+system.iocache.overall_miss_latency::realview.ide 1994628595 # number of overall miss cycles
+system.iocache.overall_miss_latency::total 2000692595 # number of overall miss cycles
+system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::realview.ide 8941 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total 8978 # number of ReadReq accesses(hits+misses)
+system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteInvalidateReq_accesses::realview.ide 106782 # number of WriteInvalidateReq accesses(hits+misses)
+system.iocache.WriteInvalidateReq_accesses::total 106782 # number of WriteInvalidateReq accesses(hits+misses)
+system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses
+system.iocache.demand_accesses::realview.ide 8941 # number of demand (read+write) accesses
+system.iocache.demand_accesses::total 8981 # number of demand (read+write) accesses
+system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses
+system.iocache.overall_accesses::realview.ide 8941 # number of overall (read+write) accesses
+system.iocache.overall_accesses::total 8981 # number of overall (read+write) accesses
+system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
+system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
+system.iocache.WriteInvalidateReq_miss_rate::realview.ide 0.000506 # miss rate for WriteInvalidateReq accesses
+system.iocache.WriteInvalidateReq_miss_rate::total 0.000506 # miss rate for WriteInvalidateReq accesses
+system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
+system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
+system.iocache.ReadReq_avg_miss_latency::realview.ethernet 154243.243243 # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::realview.ide 223087.864333 # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 222804.142905 # average ReadReq miss latency
+system.iocache.WriteReq_avg_miss_latency::realview.ethernet 119000 # average WriteReq miss latency
+system.iocache.WriteReq_avg_miss_latency::total 119000 # average WriteReq miss latency
+system.iocache.demand_avg_miss_latency::realview.ethernet 151600 # average overall miss latency
+system.iocache.demand_avg_miss_latency::realview.ide 223087.864333 # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 222769.468322 # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ethernet 151600 # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ide 223087.864333 # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 222769.468322 # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs 55195 # number of cycles access was blocked
+system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.iocache.blocked::no_mshrs 5490 # number of cycles access was blocked
+system.iocache.blocked::no_targets 0 # number of cycles access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs 10.053734 # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.iocache.fast_writes 106728 # number of fast writes performed
+system.iocache.cache_copies 0 # number of cache copies performed
+system.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::realview.ide 8941 # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total 8978 # number of ReadReq MSHR misses
+system.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses
+system.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses
+system.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::realview.ide 8941 # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total 8981 # number of demand (read+write) MSHR misses
+system.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses
+system.iocache.overall_mshr_misses::realview.ide 8941 # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total 8981 # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3783000 # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::realview.ide 1529539613 # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total 1533322613 # number of ReadReq MSHR miss cycles
+system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 201000 # number of WriteReq MSHR miss cycles
+system.iocache.WriteReq_mshr_miss_latency::total 201000 # number of WriteReq MSHR miss cycles
+system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 6584739086 # number of WriteInvalidateReq MSHR miss cycles
+system.iocache.WriteInvalidateReq_mshr_miss_latency::total 6584739086 # number of WriteInvalidateReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ethernet 3984000 # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ide 1529539613 # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total 1533523613 # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ethernet 3984000 # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ide 1529539613 # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total 1533523613 # number of overall MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
+system.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses
+system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
+system.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses
+system.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses
+system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
+system.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses
+system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses
+system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 102243.243243 # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 171070.306789 # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 170786.657719 # average ReadReq mshr miss latency
+system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 67000 # average WriteReq mshr miss latency
+system.iocache.WriteReq_avg_mshr_miss_latency::total 67000 # average WriteReq mshr miss latency
+system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide inf # average WriteInvalidateReq mshr miss latency
+system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 99600 # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ide 171070.306789 # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 170751.988977 # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 99600 # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ide 171070.306789 # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 170751.988977 # average overall mshr miss latency
+system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
+
+---------- End Simulation Statistics ----------
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/config.ini b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/config.ini
new file mode 100644
index 000000000..0f90b5153
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/config.ini
@@ -0,0 +1,1216 @@
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=true
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=LinuxArmSystem
+children=bridge cf0 clk_domain cpu cpu_clk_domain dvfs_handler intrctrl iobus iocache membus physmem realview terminal vncserver voltage_domain
+atags_addr=134217728
+boot_loader=/projects/pd/randd/dist/binaries/boot_emm.arm64
+boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=256MB root=/dev/sda1
+boot_release_addr=65528
+cache_line_size=64
+clk_domain=system.clk_domain
+dtb_filename=/projects/pd/randd/dist/binaries/vexpress.aarch64.20140821.dtb
+early_kernel_symbols=false
+enable_context_switch_stats_dump=false
+eventq_index=0
+flags_addr=469827632
+gic_cpu_addr=738205696
+have_generic_timer=false
+have_large_asid_64=false
+have_lpae=false
+have_security=false
+have_virtualization=false
+highest_el_is_64=false
+init_param=0
+kernel=/projects/pd/randd/dist/binaries/vmlinux.aarch64.20140821
+kernel_addr_check=true
+load_addr_mask=268435455
+load_offset=2147483648
+machine_type=VExpress_EMM64
+mem_mode=timing
+mem_ranges=2147483648:2415919103
+memories=system.physmem system.realview.vram system.realview.nvmem
+multi_proc=true
+num_work_ids=16
+panic_on_oops=true
+panic_on_panic=true
+phys_addr_range_64=40
+readfile=/work/gem5.latest/tests/halt.sh
+reset_addr_64=0
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[1]
+
+[system.bridge]
+type=Bridge
+clk_domain=system.clk_domain
+delay=50000
+eventq_index=0
+ranges=788529152:805306367 721420288:725614591 805306368:1073741823 1073741824:1610612735 402653184:469762047 469762048:536870911
+req_size=16
+resp_size=16
+master=system.iobus.slave[0]
+slave=system.membus.master[0]
+
+[system.cf0]
+type=IdeDisk
+children=image
+delay=1000000
+driveID=master
+eventq_index=0
+image=system.cf0.image
+
+[system.cf0.image]
+type=CowDiskImage
+children=child
+child=system.cf0.image.child
+eventq_index=0
+image_file=
+read_only=false
+table_size=65536
+
+[system.cf0.image.child]
+type=RawDiskImage
+eventq_index=0
+image_file=/projects/pd/randd/dist/disks/linaro-minimal-aarch64.img
+read_only=true
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.cpu]
+type=TimingSimpleCPU
+children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer
+branchPred=Null
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu.dstage2_mmu
+dtb=system.cpu.dtb
+eventq_index=0
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu.interrupts
+isa=system.cpu.isa
+istage2_mmu=system.cpu.istage2_mmu
+itb=system.cpu.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+socket_id=0
+switched_out=false
+system=system
+tracer=system.cpu.tracer
+workload=
+dcache_port=system.cpu.dcache.cpu_side
+icache_port=system.cpu.icache.cpu_side
+
+[system.cpu.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=4
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.dcache_port
+mem_side=system.cpu.toL2Bus.slave[1]
+
+[system.cpu.dcache.tags]
+type=LRU
+assoc=4
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb
+tlb=system.cpu.dtb
+
+[system.cpu.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[5]
+
+[system.cpu.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.dtb.walker
+
+[system.cpu.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[3]
+
+[system.cpu.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=1
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.icache_port
+mem_side=system.cpu.toL2Bus.slave[0]
+
+[system.cpu.icache.tags]
+type=LRU
+assoc=1
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+pmu=Null
+system=system
+
+[system.cpu.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu.istage2_mmu.stage2_tlb
+tlb=system.cpu.itb
+
+[system.cpu.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu.istage2_mmu.stage2_tlb.walker
+
+[system.cpu.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[4]
+
+[system.cpu.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu.itb.walker
+
+[system.cpu.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.cpu.toL2Bus.slave[2]
+
+[system.cpu.l2cache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=4194304
+system=system
+tags=system.cpu.l2cache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu.toL2Bus.master[0]
+mem_side=system.membus.slave[2]
+
+[system.cpu.l2cache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=4194304
+
+[system.cpu.toL2Bus]
+type=CoherentXBar
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+snoop_filter=Null
+system=system
+use_default_range=false
+width=32
+master=system.cpu.l2cache.cpu_side
+slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.istage2_mmu.stage2_tlb.walker.port system.cpu.dstage2_mmu.stage2_tlb.walker.port
+
+[system.cpu.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=system.clk_domain
+transition_latency=100000000
+
+[system.intrctrl]
+type=IntrControl
+eventq_index=0
+sys=system
+
+[system.iobus]
+type=NoncoherentXBar
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+use_default_range=true
+width=8
+default=system.realview.pciconfig.pio
+master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.hdlcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.rtc.pio system.realview.vram.port system.realview.l2x0_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.aaci_fake.pio system.realview.lan_fake.pio system.realview.usb_fake.pio system.realview.mmc_fake.pio system.realview.energy_ctrl.pio system.realview.ide.pio system.realview.ide.config system.realview.ethernet.pio system.realview.ethernet.config system.iocache.cpu_side
+slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma system.realview.ide.dma system.realview.ethernet.dma
+
+[system.iocache]
+type=BaseCache
+children=tags
+addr_ranges=2147483648:2415919103
+assoc=8
+clk_domain=system.clk_domain
+eventq_index=0
+forward_snoops=false
+hit_latency=50
+is_top_level=true
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=50
+sequential_access=false
+size=1024
+system=system
+tags=system.iocache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.iobus.master[27]
+mem_side=system.membus.slave[3]
+
+[system.iocache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+hit_latency=50
+sequential_access=false
+size=1024
+
+[system.membus]
+type=CoherentXBar
+children=badaddr_responder
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+snoop_filter=Null
+system=system
+use_default_range=false
+width=8
+default=system.membus.badaddr_responder.pio
+master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.local_cpu_timer.pio system.realview.vgic.pio system.physmem.port
+slave=system.realview.hdlcd.dma system.system_port system.cpu.l2cache.mem_side system.iocache.mem_side
+
+[system.membus.badaddr_responder]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=0
+pio_latency=100000
+pio_size=8
+ret_bad_addr=true
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=warn
+pio=system.membus.default
+
+[system.physmem]
+type=DRAMCtrl
+IDD0=0.075000
+IDD02=0.000000
+IDD2N=0.050000
+IDD2N2=0.000000
+IDD2P0=0.000000
+IDD2P02=0.000000
+IDD2P1=0.000000
+IDD2P12=0.000000
+IDD3N=0.057000
+IDD3N2=0.000000
+IDD3P0=0.000000
+IDD3P02=0.000000
+IDD3P1=0.000000
+IDD3P12=0.000000
+IDD4R=0.187000
+IDD4R2=0.000000
+IDD4W=0.165000
+IDD4W2=0.000000
+IDD5=0.220000
+IDD52=0.000000
+IDD6=0.000000
+IDD62=0.000000
+VDD=1.500000
+VDD2=0.000000
+activation_limit=4
+addr_mapping=RoRaBaChCo
+bank_groups_per_rank=0
+banks_per_rank=8
+burst_length=8
+channels=1
+clk_domain=system.clk_domain
+conf_table_reported=true
+device_bus_width=8
+device_rowbuffer_size=1024
+device_size=536870912
+devices_per_rank=8
+dll=true
+eventq_index=0
+in_addr_map=true
+max_accesses_per_row=16
+mem_sched_policy=frfcfs
+min_writes_per_switch=16
+null=false
+page_policy=open_adaptive
+range=2147483648:2415919103
+ranks_per_channel=2
+read_buffer_size=32
+static_backend_latency=10000
+static_frontend_latency=10000
+tBURST=5000
+tCCD_L=0
+tCK=1250
+tCL=13750
+tCS=2500
+tRAS=35000
+tRCD=13750
+tREFI=7800000
+tRFC=260000
+tRP=13750
+tRRD=6000
+tRRD_L=0
+tRTP=7500
+tRTW=2500
+tWR=15000
+tWTR=7500
+tXAW=30000
+tXP=0
+tXPDLL=0
+tXS=0
+tXSDLL=0
+write_buffer_size=64
+write_high_thresh_perc=85
+write_low_thresh_perc=50
+port=system.membus.master[5]
+
+[system.realview]
+type=RealView
+children=aaci_fake cf_ctrl clcd energy_ctrl ethernet generic_timer gic hdlcd ide kmi0 kmi1 l2x0_fake lan_fake local_cpu_timer mmc_fake nvmem pciconfig realview_io rtc sp810_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake usb_fake vgic vram watchdog_fake
+eventq_index=0
+intrctrl=system.intrctrl
+pci_cfg_base=805306368
+pci_cfg_gen_offsets=true
+pci_io_base=788529152
+system=system
+
+[system.realview.aaci_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470024192
+pio_latency=100000
+system=system
+pio=system.iobus.master[18]
+
+[system.realview.cf_ctrl]
+type=IdeController
+BAR0=471465984
+BAR0LegacyIO=true
+BAR0Size=256
+BAR1=471466240
+BAR1LegacyIO=true
+BAR1Size=4096
+BAR2=1
+BAR2LegacyIO=false
+BAR2Size=8
+BAR3=1
+BAR3LegacyIO=false
+BAR3Size=4
+BAR4=1
+BAR4LegacyIO=false
+BAR4Size=16
+BAR5=1
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=1
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=31
+InterruptPin=1
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=133
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+ctrl_offset=2
+disks=
+eventq_index=0
+io_shift=2
+pci_bus=2
+pci_dev=0
+pci_func=0
+pio_latency=30000
+platform=system.realview
+system=system
+config=system.iobus.master[9]
+dma=system.iobus.slave[2]
+pio=system.iobus.master[8]
+
+[system.realview.clcd]
+type=Pl111
+amba_id=1315089
+clk_domain=system.clk_domain
+enable_capture=true
+eventq_index=0
+gic=system.realview.gic
+int_num=46
+pio_addr=471793664
+pio_latency=10000
+pixel_clock=41667
+system=system
+vnc=system.vncserver
+dma=system.iobus.slave[1]
+pio=system.iobus.master[4]
+
+[system.realview.energy_ctrl]
+type=EnergyCtrl
+clk_domain=system.clk_domain
+dvfs_handler=system.dvfs_handler
+eventq_index=0
+pio_addr=470286336
+pio_latency=100000
+system=system
+pio=system.iobus.master[22]
+
+[system.realview.ethernet]
+type=IGbE
+BAR0=0
+BAR0LegacyIO=false
+BAR0Size=131072
+BAR1=0
+BAR1LegacyIO=false
+BAR1Size=0
+BAR2=0
+BAR2LegacyIO=false
+BAR2Size=0
+BAR3=0
+BAR3LegacyIO=false
+BAR3Size=0
+BAR4=0
+BAR4LegacyIO=false
+BAR4Size=0
+BAR5=0
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=2
+Command=0
+DeviceID=4213
+ExpansionROM=0
+HeaderType=0
+InterruptLine=1
+InterruptPin=1
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=255
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=0
+Revision=0
+Status=0
+SubClassCode=0
+SubsystemID=4104
+SubsystemVendorID=32902
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+eventq_index=0
+fetch_comp_delay=10000
+fetch_delay=10000
+hardware_address=00:90:00:00:00:01
+pci_bus=0
+pci_dev=0
+pci_func=0
+phy_epid=896
+phy_pid=680
+pio_latency=30000
+platform=system.realview
+rx_desc_cache_size=64
+rx_fifo_size=393216
+rx_write_delay=0
+system=system
+tx_desc_cache_size=64
+tx_fifo_size=393216
+tx_read_delay=0
+wb_comp_delay=10000
+wb_delay=10000
+config=system.iobus.master[26]
+dma=system.iobus.slave[4]
+pio=system.iobus.master[25]
+
+[system.realview.generic_timer]
+type=GenericTimer
+eventq_index=0
+gic=system.realview.gic
+int_num=29
+system=system
+
+[system.realview.gic]
+type=Pl390
+clk_domain=system.clk_domain
+cpu_addr=738205696
+cpu_pio_delay=10000
+dist_addr=738201600
+dist_pio_delay=10000
+eventq_index=0
+int_latency=10000
+it_lines=128
+msix_addr=0
+platform=system.realview
+system=system
+pio=system.membus.master[2]
+
+[system.realview.hdlcd]
+type=HDLcd
+amba_id=1314816
+clk_domain=system.clk_domain
+enable_capture=true
+eventq_index=0
+gic=system.realview.gic
+int_num=117
+pio_addr=721420288
+pio_latency=10000
+pixel_clock=7299
+system=system
+vnc=system.vncserver
+dma=system.membus.slave[0]
+pio=system.iobus.master[5]
+
+[system.realview.ide]
+type=IdeController
+BAR0=1
+BAR0LegacyIO=false
+BAR0Size=8
+BAR1=1
+BAR1LegacyIO=false
+BAR1Size=4
+BAR2=1
+BAR2LegacyIO=false
+BAR2Size=8
+BAR3=1
+BAR3LegacyIO=false
+BAR3Size=4
+BAR4=1
+BAR4LegacyIO=false
+BAR4Size=16
+BAR5=1
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=0
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=2
+InterruptPin=2
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=133
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+ctrl_offset=0
+disks=system.cf0
+eventq_index=0
+io_shift=0
+pci_bus=0
+pci_dev=1
+pci_func=0
+pio_latency=30000
+platform=system.realview
+system=system
+config=system.iobus.master[24]
+dma=system.iobus.slave[3]
+pio=system.iobus.master[23]
+
+[system.realview.kmi0]
+type=Pl050
+amba_id=1314896
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=1000000
+int_num=44
+is_mouse=false
+pio_addr=470155264
+pio_latency=100000
+system=system
+vnc=system.vncserver
+pio=system.iobus.master[6]
+
+[system.realview.kmi1]
+type=Pl050
+amba_id=1314896
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=1000000
+int_num=45
+is_mouse=true
+pio_addr=470220800
+pio_latency=100000
+system=system
+vnc=system.vncserver
+pio=system.iobus.master[7]
+
+[system.realview.l2x0_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=739246080
+pio_latency=100000
+pio_size=4095
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[12]
+
+[system.realview.lan_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=436207616
+pio_latency=100000
+pio_size=65535
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[19]
+
+[system.realview.local_cpu_timer]
+type=CpuLocalTimer
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_num_timer=29
+int_num_watchdog=30
+pio_addr=738721792
+pio_latency=100000
+system=system
+pio=system.membus.master[3]
+
+[system.realview.mmc_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470089728
+pio_latency=100000
+system=system
+pio=system.iobus.master[21]
+
+[system.realview.nvmem]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=true
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=0:67108863
+port=system.membus.master[1]
+
+[system.realview.pciconfig]
+type=PciConfigAll
+bus=0
+clk_domain=system.clk_domain
+eventq_index=0
+pio_addr=0
+pio_latency=30000
+platform=system.realview
+size=268435456
+system=system
+pio=system.iobus.default
+
+[system.realview.realview_io]
+type=RealViewCtrl
+clk_domain=system.clk_domain
+eventq_index=0
+idreg=35979264
+pio_addr=469827584
+pio_latency=100000
+proc_id0=335544320
+proc_id1=335544320
+system=system
+pio=system.iobus.master[1]
+
+[system.realview.rtc]
+type=PL031
+amba_id=3412017
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=100000
+int_num=36
+pio_addr=471269376
+pio_latency=100000
+system=system
+time=Thu Jan 1 00:00:00 2009
+pio=system.iobus.master[10]
+
+[system.realview.sp810_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=true
+pio_addr=469893120
+pio_latency=100000
+system=system
+pio=system.iobus.master[16]
+
+[system.realview.timer0]
+type=Sp804
+amba_id=1316868
+clk_domain=system.clk_domain
+clock0=1000000
+clock1=1000000
+eventq_index=0
+gic=system.realview.gic
+int_num0=34
+int_num1=34
+pio_addr=470876160
+pio_latency=100000
+system=system
+pio=system.iobus.master[2]
+
+[system.realview.timer1]
+type=Sp804
+amba_id=1316868
+clk_domain=system.clk_domain
+clock0=1000000
+clock1=1000000
+eventq_index=0
+gic=system.realview.gic
+int_num0=35
+int_num1=35
+pio_addr=470941696
+pio_latency=100000
+system=system
+pio=system.iobus.master[3]
+
+[system.realview.uart]
+type=Pl011
+clk_domain=system.clk_domain
+end_on_eot=false
+eventq_index=0
+gic=system.realview.gic
+int_delay=100000
+int_num=37
+pio_addr=470351872
+pio_latency=100000
+platform=system.realview
+system=system
+terminal=system.terminal
+pio=system.iobus.master[0]
+
+[system.realview.uart1_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470417408
+pio_latency=100000
+system=system
+pio=system.iobus.master[13]
+
+[system.realview.uart2_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470482944
+pio_latency=100000
+system=system
+pio=system.iobus.master[14]
+
+[system.realview.uart3_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470548480
+pio_latency=100000
+system=system
+pio=system.iobus.master[15]
+
+[system.realview.usb_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=452984832
+pio_latency=100000
+pio_size=131071
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[20]
+
+[system.realview.vgic]
+type=VGic
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+hv_addr=738213888
+pio_delay=10000
+platform=system.realview
+ppint=25
+system=system
+vcpu_addr=738222080
+pio=system.membus.master[4]
+
+[system.realview.vram]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=false
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=402653184:436207615
+port=system.iobus.master[11]
+
+[system.realview.watchdog_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470745088
+pio_latency=100000
+system=system
+pio=system.iobus.master[17]
+
+[system.terminal]
+type=Terminal
+eventq_index=0
+intr_control=system.intrctrl
+number=0
+output=true
+port=3456
+
+[system.vncserver]
+type=VncServer
+eventq_index=0
+frame_capture=false
+number=0
+port=5900
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/simerr b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/simerr
new file mode 100644
index 000000000..744db2c76
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/simerr
@@ -0,0 +1,11 @@
+warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes)
+warn: Highest ARM exception-level set to AArch32 but bootloader is for AArch64. Assuming you wanted these to match.
+warn: Sockets disabled, not accepting vnc client connections
+warn: Sockets disabled, not accepting terminal connections
+warn: Sockets disabled, not accepting gdb connections
+warn: Existing EnergyCtrl, but no enabled DVFSHandler found.
+warn: SCReg: Writing 0 to dcc0:site0:pos0:fn7:dev0
+warn: Tried to read RealView I/O at offset 0x60 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x48 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x8 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x48 that doesn't exist
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/simout b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/simout
new file mode 100644
index 000000000..86944f7db
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/simout
@@ -0,0 +1,16 @@
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled Oct 29 2014 15:46:15
+gem5 started Oct 29 2014 16:01:52
+gem5 executing on u200540-lin
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview64-simple-timing -re /work/gem5.latest/tests/run.py build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview64-simple-timing
+Selected 64-bit ARM architecture, updating default disk image...
+Global frequency set at 1000000000000 ticks per second
+info: kernel located at: /projects/pd/randd/dist/binaries/vmlinux.aarch64.20140821
+ 0: system.cpu.isa: ISA system set to: 0x500ab00 0x500ab00
+info: Using bootloader at address 0x10
+info: Using kernel entry physical address at 0x80080000
+info: Loading DTB file: /projects/pd/randd/dist/binaries/vexpress.aarch64.20140821.dtb at address 0x88000000
+info: Entering event queue @ 0. Starting simulation...
+Exiting @ tick 51781056074000 because m5_exit instruction encountered
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/stats.txt
new file mode 100644
index 000000000..c88d045b6
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-simple-timing/stats.txt
@@ -0,0 +1,1415 @@
+
+---------- Begin Simulation Statistics ----------
+sim_seconds 51.781056 # Number of seconds simulated
+sim_ticks 51781056074000 # Number of ticks simulated
+final_tick 51781056074000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_freq 1000000000000 # Frequency of simulated ticks
+host_inst_rate 717486 # Simulator instruction rate (inst/s)
+host_op_rate 843154 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 44175728553 # Simulator tick rate (ticks/s)
+host_mem_usage 650840 # Number of bytes of host memory used
+host_seconds 1172.16 # Real time elapsed on the host
+sim_insts 841009423 # Number of instructions simulated
+sim_ops 988312418 # Number of ops (including micro ops) simulated
+system.voltage_domain.voltage 1 # Voltage in Volts
+system.clk_domain.clock 1000 # Clock period in ticks
+system.physmem.bytes_read::realview.ide 385216 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.dtb.walker 437760 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.itb.walker 790272 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.inst 4324596 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu.data 53060296 # Number of bytes read from this memory
+system.physmem.bytes_read::total 58998140 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu.inst 4324596 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 4324596 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 30687936 # Number of bytes written to this memory
+system.physmem.bytes_written::realview.ide 6826496 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu.data 99485540 # Number of bytes written to this memory
+system.physmem.bytes_written::total 136999972 # Number of bytes written to this memory
+system.physmem.num_reads::realview.ide 6019 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.dtb.walker 6840 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.itb.walker 12348 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.inst 107979 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu.data 829080 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 962266 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 479499 # Number of write requests responded to by this memory
+system.physmem.num_writes::realview.ide 106664 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu.data 1556713 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 2142876 # Number of write requests responded to by this memory
+system.physmem.bw_read::realview.ide 7439 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.dtb.walker 8454 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.itb.walker 15262 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.inst 83517 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu.data 1024705 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 1139377 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu.inst 83517 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 83517 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 592648 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::realview.ide 131834 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu.data 1921273 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 2645755 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 592648 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide 139273 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.dtb.walker 8454 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.itb.walker 15262 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.inst 83517 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu.data 2945978 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 3785132 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.readReqs 962266 # Number of read requests accepted
+system.physmem.writeReqs 2142876 # Number of write requests accepted
+system.physmem.readBursts 962266 # Number of DRAM read bursts, including those serviced by the write queue
+system.physmem.writeBursts 2142876 # Number of DRAM write bursts, including those merged in the write queue
+system.physmem.bytesReadDRAM 61369728 # Total number of bytes read from DRAM
+system.physmem.bytesReadWrQ 215296 # Total number of bytes read from write queue
+system.physmem.bytesWritten 132432768 # Total number of bytes written to DRAM
+system.physmem.bytesReadSys 58998140 # Total read bytes from the system interface side
+system.physmem.bytesWrittenSys 136999972 # Total written bytes from the system interface side
+system.physmem.servicedByWrQ 3364 # Number of DRAM read bursts serviced by the write queue
+system.physmem.mergedWrBursts 73592 # Number of DRAM write bursts merged with an existing one
+system.physmem.neitherReadNorWriteReqs 33443 # Number of requests that are neither read nor write
+system.physmem.perBankRdBursts::0 65026 # Per bank write bursts
+system.physmem.perBankRdBursts::1 59757 # Per bank write bursts
+system.physmem.perBankRdBursts::2 57697 # Per bank write bursts
+system.physmem.perBankRdBursts::3 55201 # Per bank write bursts
+system.physmem.perBankRdBursts::4 59686 # Per bank write bursts
+system.physmem.perBankRdBursts::5 66424 # Per bank write bursts
+system.physmem.perBankRdBursts::6 54909 # Per bank write bursts
+system.physmem.perBankRdBursts::7 46752 # Per bank write bursts
+system.physmem.perBankRdBursts::8 56185 # Per bank write bursts
+system.physmem.perBankRdBursts::9 105428 # Per bank write bursts
+system.physmem.perBankRdBursts::10 56738 # Per bank write bursts
+system.physmem.perBankRdBursts::11 56925 # Per bank write bursts
+system.physmem.perBankRdBursts::12 52656 # Per bank write bursts
+system.physmem.perBankRdBursts::13 52461 # Per bank write bursts
+system.physmem.perBankRdBursts::14 54958 # Per bank write bursts
+system.physmem.perBankRdBursts::15 58099 # Per bank write bursts
+system.physmem.perBankWrBursts::0 127089 # Per bank write bursts
+system.physmem.perBankWrBursts::1 113639 # Per bank write bursts
+system.physmem.perBankWrBursts::2 227284 # Per bank write bursts
+system.physmem.perBankWrBursts::3 120346 # Per bank write bursts
+system.physmem.perBankWrBursts::4 128596 # Per bank write bursts
+system.physmem.perBankWrBursts::5 124885 # Per bank write bursts
+system.physmem.perBankWrBursts::6 105979 # Per bank write bursts
+system.physmem.perBankWrBursts::7 88244 # Per bank write bursts
+system.physmem.perBankWrBursts::8 113178 # Per bank write bursts
+system.physmem.perBankWrBursts::9 146103 # Per bank write bursts
+system.physmem.perBankWrBursts::10 105873 # Per bank write bursts
+system.physmem.perBankWrBursts::11 119118 # Per bank write bursts
+system.physmem.perBankWrBursts::12 106014 # Per bank write bursts
+system.physmem.perBankWrBursts::13 144894 # Per bank write bursts
+system.physmem.perBankWrBursts::14 168059 # Per bank write bursts
+system.physmem.perBankWrBursts::15 129961 # Per bank write bursts
+system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
+system.physmem.numWrRetry 15 # Number of times write queue was full causing retry
+system.physmem.totGap 51781053518000 # Total gap between requests
+system.physmem.readPktSize::0 0 # Read request sizes (log2)
+system.physmem.readPktSize::1 0 # Read request sizes (log2)
+system.physmem.readPktSize::2 43101 # Read request sizes (log2)
+system.physmem.readPktSize::3 13 # Read request sizes (log2)
+system.physmem.readPktSize::4 2 # Read request sizes (log2)
+system.physmem.readPktSize::5 0 # Read request sizes (log2)
+system.physmem.readPktSize::6 919150 # Read request sizes (log2)
+system.physmem.writePktSize::0 0 # Write request sizes (log2)
+system.physmem.writePktSize::1 0 # Write request sizes (log2)
+system.physmem.writePktSize::2 1 # Write request sizes (log2)
+system.physmem.writePktSize::3 2572 # Write request sizes (log2)
+system.physmem.writePktSize::4 0 # Write request sizes (log2)
+system.physmem.writePktSize::5 0 # Write request sizes (log2)
+system.physmem.writePktSize::6 2140303 # Write request sizes (log2)
+system.physmem.rdQLenPdf::0 916619 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::1 36737 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::2 2160 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::3 554 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::4 703 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::5 360 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::6 332 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::7 262 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::8 188 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::9 124 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::10 116 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::11 110 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::12 103 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::13 99 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::14 93 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::15 91 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::16 80 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::17 78 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::18 50 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::19 40 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::20 3 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
+system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
+system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::15 84352 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::16 107983 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::17 131098 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::18 115210 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::19 123261 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::20 119542 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::21 117814 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::22 132602 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::23 122703 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::24 125765 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::25 114111 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::26 113634 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::27 111086 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::28 110215 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::29 107145 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::30 106644 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::31 107279 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::32 104685 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::33 2704 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::34 2147 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::35 1714 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::36 1256 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::37 957 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::38 643 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::39 439 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::40 337 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::41 303 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::42 280 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::43 299 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::44 327 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::45 330 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::46 302 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::47 285 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::48 261 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::49 233 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::50 208 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::51 161 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::52 140 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::53 123 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::54 107 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::55 97 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::56 89 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::57 80 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::58 65 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::59 65 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::60 55 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::61 53 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::62 37 # What write queue length does an incoming req see
+system.physmem.wrQLenPdf::63 43 # What write queue length does an incoming req see
+system.physmem.bytesPerActivate::samples 577071 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::mean 335.837219 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::gmean 186.071808 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::stdev 364.354794 # Bytes accessed per row activation
+system.physmem.bytesPerActivate::0-127 225600 39.09% 39.09% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::128-255 129681 22.47% 61.57% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::256-383 48337 8.38% 69.94% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::384-511 25344 4.39% 74.33% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::512-639 16032 2.78% 77.11% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::640-767 12773 2.21% 79.33% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::768-895 9903 1.72% 81.04% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::896-1023 10527 1.82% 82.87% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::1024-1151 98874 17.13% 100.00% # Bytes accessed per row activation
+system.physmem.bytesPerActivate::total 577071 # Bytes accessed per row activation
+system.physmem.rdPerTurnAround::samples 103651 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::mean 9.251131 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::stdev 174.136795 # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::0-2047 103646 100.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::2048-4095 1 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::4096-6143 1 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::20480-22527 1 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::22528-24575 1 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::43008-45055 1 0.00% 100.00% # Reads before turning the bus around for writes
+system.physmem.rdPerTurnAround::total 103651 # Reads before turning the bus around for writes
+system.physmem.wrPerTurnAround::samples 103651 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::mean 19.963744 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::gmean 19.612401 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::stdev 5.068688 # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::16-19 47209 45.55% 45.55% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::20-23 51400 49.59% 95.14% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::24-27 1703 1.64% 96.78% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::28-31 1371 1.32% 98.10% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::32-35 882 0.85% 98.95% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::36-39 145 0.14% 99.09% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::40-43 167 0.16% 99.25% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::44-47 75 0.07% 99.33% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::48-51 86 0.08% 99.41% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::52-55 15 0.01% 99.42% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::56-59 11 0.01% 99.43% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::60-63 14 0.01% 99.45% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::64-67 393 0.38% 99.83% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::68-71 31 0.03% 99.86% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::72-75 40 0.04% 99.89% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::76-79 32 0.03% 99.93% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::80-83 31 0.03% 99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::84-87 1 0.00% 99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::88-91 1 0.00% 99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::92-95 1 0.00% 99.96% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::96-99 13 0.01% 99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::108-111 2 0.00% 99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::112-115 2 0.00% 99.97% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::116-119 2 0.00% 99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::120-123 1 0.00% 99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::124-127 1 0.00% 99.98% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::128-131 17 0.02% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::132-135 3 0.00% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::140-143 2 0.00% 100.00% # Writes before turning the bus around for reads
+system.physmem.wrPerTurnAround::total 103651 # Writes before turning the bus around for reads
+system.physmem.totQLat 10497513500 # Total ticks spent queuing
+system.physmem.totMemAccLat 28476926000 # Total ticks spent from burst creation until serviced by the DRAM
+system.physmem.totBusLat 4794510000 # Total ticks spent in databus transfers
+system.physmem.avgQLat 10947.43 # Average queueing delay per DRAM burst
+system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
+system.physmem.avgMemAccLat 29697.43 # Average memory access latency per DRAM burst
+system.physmem.avgRdBW 1.19 # Average DRAM read bandwidth in MiByte/s
+system.physmem.avgWrBW 2.56 # Average achieved write bandwidth in MiByte/s
+system.physmem.avgRdBWSys 1.14 # Average system read bandwidth in MiByte/s
+system.physmem.avgWrBWSys 2.65 # Average system write bandwidth in MiByte/s
+system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
+system.physmem.busUtil 0.03 # Data bus utilization in percentage
+system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads
+system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes
+system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
+system.physmem.avgWrQLen 24.00 # Average write queue length when enqueuing
+system.physmem.readRowHits 723659 # Number of row buffer hits during reads
+system.physmem.writeRowHits 1727431 # Number of row buffer hits during writes
+system.physmem.readRowHitRate 75.47 # Row buffer hit rate for reads
+system.physmem.writeRowHitRate 83.48 # Row buffer hit rate for writes
+system.physmem.avgGap 16675905.17 # Average gap between requests
+system.physmem.pageHitRate 80.94 # Row buffer hit rate, read and write combined
+system.physmem.memoryStateTime::IDLE 49473510377000 # Time in different power states
+system.physmem.memoryStateTime::REF 1729083200000 # Time in different power states
+system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
+system.physmem.memoryStateTime::ACT 578461163500 # Time in different power states
+system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
+system.physmem.actEnergy::0 2226745080 # Energy for activate commands per rank (pJ)
+system.physmem.actEnergy::1 2135911680 # Energy for activate commands per rank (pJ)
+system.physmem.preEnergy::0 1214989875 # Energy for precharge commands per rank (pJ)
+system.physmem.preEnergy::1 1165428000 # Energy for precharge commands per rank (pJ)
+system.physmem.readEnergy::0 3630494400 # Energy for read commands per rank (pJ)
+system.physmem.readEnergy::1 3848871000 # Energy for read commands per rank (pJ)
+system.physmem.writeEnergy::0 6713681760 # Energy for write commands per rank (pJ)
+system.physmem.writeEnergy::1 6695136000 # Energy for write commands per rank (pJ)
+system.physmem.refreshEnergy::0 3382086739200 # Energy for refresh commands per rank (pJ)
+system.physmem.refreshEnergy::1 3382086739200 # Energy for refresh commands per rank (pJ)
+system.physmem.actBackEnergy::0 1381227557085 # Energy for active background per rank (pJ)
+system.physmem.actBackEnergy::1 1374892031880 # Energy for active background per rank (pJ)
+system.physmem.preBackEnergy::0 29857029495750 # Energy for precharge background per rank (pJ)
+system.physmem.preBackEnergy::1 29862586974000 # Energy for precharge background per rank (pJ)
+system.physmem.totalEnergy::0 34634129703150 # Total energy per rank (pJ)
+system.physmem.totalEnergy::1 34633411091760 # Total energy per rank (pJ)
+system.physmem.averagePower::0 668.857174 # Core power per rank (mW)
+system.physmem.averagePower::1 668.843296 # Core power per rank (mW)
+system.realview.nvmem.bytes_read::cpu.inst 96 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::cpu.data 36 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::total 132 # Number of bytes read from this memory
+system.realview.nvmem.bytes_inst_read::cpu.inst 96 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::total 96 # Number of instructions bytes read from this memory
+system.realview.nvmem.num_reads::cpu.inst 24 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::cpu.data 5 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::total 29 # Number of read requests responded to by this memory
+system.realview.nvmem.bw_read::cpu.inst 2 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu.data 1 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::total 3 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu.inst 2 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::total 2 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu.inst 2 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu.data 1 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::total 3 # Total bandwidth to/from this memory (bytes/s)
+system.membus.trans_dist::ReadReq 445419 # Transaction distribution
+system.membus.trans_dist::ReadResp 445419 # Transaction distribution
+system.membus.trans_dist::WriteReq 33871 # Transaction distribution
+system.membus.trans_dist::WriteResp 33871 # Transaction distribution
+system.membus.trans_dist::Writeback 479499 # Transaction distribution
+system.membus.trans_dist::WriteInvalidateReq 1660804 # Transaction distribution
+system.membus.trans_dist::WriteInvalidateResp 1660804 # Transaction distribution
+system.membus.trans_dist::UpgradeReq 33447 # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq 2 # Transaction distribution
+system.membus.trans_dist::UpgradeResp 33449 # Transaction distribution
+system.membus.trans_dist::ReadExReq 553497 # Transaction distribution
+system.membus.trans_dist::ReadExResp 553497 # Transaction distribution
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 123190 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 58 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 6936 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 5572311 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.cpu.l2cache.mem_side::total 5702495 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 228222 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total 228222 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 5930717 # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 156320 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 132 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 13872 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 188786400 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.cpu.l2cache.mem_side::total 188956724 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7211712 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total 7211712 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total 196168436 # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops 2862 # Total snoops (count)
+system.membus.snoop_fanout::samples 3095773 # Request fanout histogram
+system.membus.snoop_fanout::mean 1 # Request fanout histogram
+system.membus.snoop_fanout::stdev 0 # Request fanout histogram
+system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
+system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
+system.membus.snoop_fanout::1 3095773 100.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::min_value 1 # Request fanout histogram
+system.membus.snoop_fanout::max_value 1 # Request fanout histogram
+system.membus.snoop_fanout::total 3095773 # Request fanout histogram
+system.membus.reqLayer0.occupancy 106099500 # Layer occupancy (ticks)
+system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.membus.reqLayer1.occupancy 31000 # Layer occupancy (ticks)
+system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
+system.membus.reqLayer2.occupancy 5682499 # Layer occupancy (ticks)
+system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
+system.membus.reqLayer5.occupancy 21134514240 # Layer occupancy (ticks)
+system.membus.reqLayer5.utilization 0.0 # Layer utilization (%)
+system.membus.respLayer2.occupancy 11065598028 # Layer occupancy (ticks)
+system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
+system.membus.respLayer3.occupancy 186599963 # Layer occupancy (ticks)
+system.membus.respLayer3.utilization 0.0 # Layer utilization (%)
+system.realview.ethernet.txBytes 966 # Bytes Transmitted
+system.realview.ethernet.txPackets 3 # Number of Packets Transmitted
+system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device
+system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device
+system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device
+system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
+system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
+system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
+system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
+system.realview.ethernet.totBandwidth 149 # Total Bandwidth (bits/s)
+system.realview.ethernet.totPackets 3 # Total Packets
+system.realview.ethernet.totBytes 966 # Total Bytes
+system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s)
+system.realview.ethernet.txBandwidth 149 # Transmit Bandwidth (bits/s)
+system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s)
+system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU
+system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post
+system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR
+system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
+system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post
+system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
+system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
+system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post
+system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR
+system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
+system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post
+system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
+system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
+system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post
+system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR
+system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
+system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post
+system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
+system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
+system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post
+system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
+system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
+system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post
+system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
+system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post
+system.realview.ethernet.postedInterrupts 13 # number of posts to CPU
+system.realview.ethernet.droppedPackets 0 # number of packets dropped
+system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD).
+system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD).
+system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD).
+system.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes.
+system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes.
+system.cf0.dma_write_txs 1669 # Number of DMA write transactions.
+system.iobus.trans_dist::ReadReq 40401 # Transaction distribution
+system.iobus.trans_dist::ReadResp 40401 # Transaction distribution
+system.iobus.trans_dist::WriteReq 136730 # Transaction distribution
+system.iobus.trans_dist::WriteResp 136733 # Transaction distribution
+system.iobus.trans_dist::WriteInvalidateReq 3 # Transaction distribution
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 48308 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total 123190 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230998 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total 230998 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total 354268 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 48328 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::total 156320 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334424 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total 7334424 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size::total 7492830 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.reqLayer0.occupancy 36706000 # Layer occupancy (ticks)
+system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks)
+system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer2.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer3.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer16.occupancy 12000 # Layer occupancy (ticks)
+system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks)
+system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer23.occupancy 21947000 # Layer occupancy (ticks)
+system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer24.occupancy 142000 # Layer occupancy (ticks)
+system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer25.occupancy 32658000 # Layer occupancy (ticks)
+system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks)
+system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer27.occupancy 981107027 # Layer occupancy (ticks)
+system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%)
+system.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks)
+system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%)
+system.iobus.respLayer0.occupancy 93124000 # Layer occupancy (ticks)
+system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.iobus.respLayer3.occupancy 179038037 # Layer occupancy (ticks)
+system.iobus.respLayer3.utilization 0.0 # Layer utilization (%)
+system.iobus.respLayer4.occupancy 297000 # Layer occupancy (ticks)
+system.iobus.respLayer4.utilization 0.0 # Layer utilization (%)
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.dtb.inst_hits 0 # ITB inst hits
+system.cpu.dtb.inst_misses 0 # ITB inst misses
+system.cpu.dtb.read_hits 158219223 # DTB read hits
+system.cpu.dtb.read_misses 140465 # DTB read misses
+system.cpu.dtb.write_hits 143634632 # DTB write hits
+system.cpu.dtb.write_misses 49220 # DTB write misses
+system.cpu.dtb.flush_tlb 10 # Number of times complete TLB was flushed
+system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.dtb.flush_tlb_mva_asid 38918 # Number of times TLB was flushed by MVA & ASID
+system.cpu.dtb.flush_tlb_asid 1015 # Number of times TLB was flushed by ASID
+system.cpu.dtb.flush_entries 71391 # Number of entries that have been flushed from TLB
+system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.dtb.prefetch_faults 7071 # Number of TLB faults due to prefetch
+system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.dtb.perms_faults 18891 # Number of TLB faults due to permissions restrictions
+system.cpu.dtb.read_accesses 158359688 # DTB read accesses
+system.cpu.dtb.write_accesses 143683852 # DTB write accesses
+system.cpu.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu.dtb.hits 301853855 # DTB hits
+system.cpu.dtb.misses 189685 # DTB misses
+system.cpu.dtb.accesses 302043540 # DTB accesses
+system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu.itb.inst_hits 841528845 # ITB inst hits
+system.cpu.itb.inst_misses 119634 # ITB inst misses
+system.cpu.itb.read_hits 0 # DTB read hits
+system.cpu.itb.read_misses 0 # DTB read misses
+system.cpu.itb.write_hits 0 # DTB write hits
+system.cpu.itb.write_misses 0 # DTB write misses
+system.cpu.itb.flush_tlb 10 # Number of times complete TLB was flushed
+system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu.itb.flush_tlb_mva_asid 38918 # Number of times TLB was flushed by MVA & ASID
+system.cpu.itb.flush_tlb_asid 1015 # Number of times TLB was flushed by ASID
+system.cpu.itb.flush_entries 51154 # Number of entries that have been flushed from TLB
+system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu.itb.read_accesses 0 # DTB read accesses
+system.cpu.itb.write_accesses 0 # DTB write accesses
+system.cpu.itb.inst_accesses 841648479 # ITB inst accesses
+system.cpu.itb.hits 841528845 # DTB hits
+system.cpu.itb.misses 119634 # DTB misses
+system.cpu.itb.accesses 841648479 # DTB accesses
+system.cpu.numCycles 103562112148 # number of cpu cycles simulated
+system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu.committedInsts 841009423 # Number of instructions committed
+system.cpu.committedOps 988312418 # Number of ops (including micro ops) committed
+system.cpu.num_int_alu_accesses 908272324 # Number of integer alu accesses
+system.cpu.num_fp_alu_accesses 899019 # Number of float alu accesses
+system.cpu.num_func_calls 50313277 # number of times a function call or return occured
+system.cpu.num_conditional_control_insts 127741607 # number of instructions that are conditional controls
+system.cpu.num_int_insts 908272324 # number of integer instructions
+system.cpu.num_fp_insts 899019 # number of float instructions
+system.cpu.num_int_register_reads 1317064952 # number of times the integer registers were read
+system.cpu.num_int_register_writes 720072212 # number of times the integer registers were written
+system.cpu.num_fp_register_reads 1450897 # number of times the floating registers were read
+system.cpu.num_fp_register_writes 759632 # number of times the floating registers were written
+system.cpu.num_cc_register_reads 218662872 # number of times the CC registers were read
+system.cpu.num_cc_register_writes 218058310 # number of times the CC registers were written
+system.cpu.num_mem_refs 301832909 # number of memory refs
+system.cpu.num_load_insts 158209551 # Number of load instructions
+system.cpu.num_store_insts 143623358 # Number of store instructions
+system.cpu.num_idle_cycles 100527171614.894058 # Number of idle cycles
+system.cpu.num_busy_cycles 3034940533.105942 # Number of busy cycles
+system.cpu.not_idle_fraction 0.029306 # Percentage of non-idle cycles
+system.cpu.idle_fraction 0.970694 # Percentage of idle cycles
+system.cpu.Branches 187669847 # Number of branches fetched
+system.cpu.op_class::No_OpClass 1 0.00% 0.00% # Class of executed instruction
+system.cpu.op_class::IntAlu 684692132 69.24% 69.24% # Class of executed instruction
+system.cpu.op_class::IntMult 2140683 0.22% 69.46% # Class of executed instruction
+system.cpu.op_class::IntDiv 96951 0.01% 69.47% # Class of executed instruction
+system.cpu.op_class::FloatAdd 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::FloatCmp 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::FloatCvt 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::FloatMult 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::FloatDiv 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::FloatSqrt 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdAdd 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdAddAcc 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdAlu 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdCmp 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdCvt 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdMisc 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdMult 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdMultAcc 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdShift 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdShiftAcc 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdSqrt 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdFloatAdd 8 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdFloatAlu 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdFloatCmp 13 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdFloatCvt 21 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdFloatDiv 0 0.00% 69.47% # Class of executed instruction
+system.cpu.op_class::SimdFloatMisc 112246 0.01% 69.48% # Class of executed instruction
+system.cpu.op_class::SimdFloatMult 0 0.00% 69.48% # Class of executed instruction
+system.cpu.op_class::SimdFloatMultAcc 0 0.00% 69.48% # Class of executed instruction
+system.cpu.op_class::SimdFloatSqrt 0 0.00% 69.48% # Class of executed instruction
+system.cpu.op_class::MemRead 158209551 16.00% 85.48% # Class of executed instruction
+system.cpu.op_class::MemWrite 143623358 14.52% 100.00% # Class of executed instruction
+system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::total 988874964 # Class of executed instruction
+system.cpu.kern.inst.arm 0 # number of arm instructions executed
+system.cpu.kern.inst.quiesce 16062 # number of quiesce instructions executed
+system.cpu.icache.tags.replacements 13492469 # number of replacements
+system.cpu.icache.tags.tagsinuse 511.894753 # Cycle average of tags in use
+system.cpu.icache.tags.total_refs 828035859 # Total number of references to valid blocks.
+system.cpu.icache.tags.sampled_refs 13492981 # Sample count of references to valid blocks.
+system.cpu.icache.tags.avg_refs 61.367896 # Average number of references to valid blocks.
+system.cpu.icache.tags.warmup_cycle 31319075250 # Cycle when the warmup percentage was hit.
+system.cpu.icache.tags.occ_blocks::cpu.inst 511.894753 # Average occupied blocks per requestor
+system.cpu.icache.tags.occ_percent::cpu.inst 0.999794 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_percent::total 0.999794 # Average percentage of cache occupancy
+system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::0 69 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::1 242 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::2 197 # Occupied blocks per task id
+system.cpu.icache.tags.age_task_id_blocks_1024::3 4 # Occupied blocks per task id
+system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.icache.tags.tag_accesses 855021831 # Number of tag accesses
+system.cpu.icache.tags.data_accesses 855021831 # Number of data accesses
+system.cpu.icache.ReadReq_hits::cpu.inst 828035859 # number of ReadReq hits
+system.cpu.icache.ReadReq_hits::total 828035859 # number of ReadReq hits
+system.cpu.icache.demand_hits::cpu.inst 828035859 # number of demand (read+write) hits
+system.cpu.icache.demand_hits::total 828035859 # number of demand (read+write) hits
+system.cpu.icache.overall_hits::cpu.inst 828035859 # number of overall hits
+system.cpu.icache.overall_hits::total 828035859 # number of overall hits
+system.cpu.icache.ReadReq_misses::cpu.inst 13492986 # number of ReadReq misses
+system.cpu.icache.ReadReq_misses::total 13492986 # number of ReadReq misses
+system.cpu.icache.demand_misses::cpu.inst 13492986 # number of demand (read+write) misses
+system.cpu.icache.demand_misses::total 13492986 # number of demand (read+write) misses
+system.cpu.icache.overall_misses::cpu.inst 13492986 # number of overall misses
+system.cpu.icache.overall_misses::total 13492986 # number of overall misses
+system.cpu.icache.ReadReq_miss_latency::cpu.inst 179568208714 # number of ReadReq miss cycles
+system.cpu.icache.ReadReq_miss_latency::total 179568208714 # number of ReadReq miss cycles
+system.cpu.icache.demand_miss_latency::cpu.inst 179568208714 # number of demand (read+write) miss cycles
+system.cpu.icache.demand_miss_latency::total 179568208714 # number of demand (read+write) miss cycles
+system.cpu.icache.overall_miss_latency::cpu.inst 179568208714 # number of overall miss cycles
+system.cpu.icache.overall_miss_latency::total 179568208714 # number of overall miss cycles
+system.cpu.icache.ReadReq_accesses::cpu.inst 841528845 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.ReadReq_accesses::total 841528845 # number of ReadReq accesses(hits+misses)
+system.cpu.icache.demand_accesses::cpu.inst 841528845 # number of demand (read+write) accesses
+system.cpu.icache.demand_accesses::total 841528845 # number of demand (read+write) accesses
+system.cpu.icache.overall_accesses::cpu.inst 841528845 # number of overall (read+write) accesses
+system.cpu.icache.overall_accesses::total 841528845 # number of overall (read+write) accesses
+system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.016034 # miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_miss_rate::total 0.016034 # miss rate for ReadReq accesses
+system.cpu.icache.demand_miss_rate::cpu.inst 0.016034 # miss rate for demand accesses
+system.cpu.icache.demand_miss_rate::total 0.016034 # miss rate for demand accesses
+system.cpu.icache.overall_miss_rate::cpu.inst 0.016034 # miss rate for overall accesses
+system.cpu.icache.overall_miss_rate::total 0.016034 # miss rate for overall accesses
+system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13308.263176 # average ReadReq miss latency
+system.cpu.icache.ReadReq_avg_miss_latency::total 13308.263176 # average ReadReq miss latency
+system.cpu.icache.demand_avg_miss_latency::cpu.inst 13308.263176 # average overall miss latency
+system.cpu.icache.demand_avg_miss_latency::total 13308.263176 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::cpu.inst 13308.263176 # average overall miss latency
+system.cpu.icache.overall_avg_miss_latency::total 13308.263176 # average overall miss latency
+system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.icache.fast_writes 0 # number of fast writes performed
+system.cpu.icache.cache_copies 0 # number of cache copies performed
+system.cpu.icache.ReadReq_mshr_misses::cpu.inst 13492986 # number of ReadReq MSHR misses
+system.cpu.icache.ReadReq_mshr_misses::total 13492986 # number of ReadReq MSHR misses
+system.cpu.icache.demand_mshr_misses::cpu.inst 13492986 # number of demand (read+write) MSHR misses
+system.cpu.icache.demand_mshr_misses::total 13492986 # number of demand (read+write) MSHR misses
+system.cpu.icache.overall_mshr_misses::cpu.inst 13492986 # number of overall MSHR misses
+system.cpu.icache.overall_mshr_misses::total 13492986 # number of overall MSHR misses
+system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 152559106286 # number of ReadReq MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_miss_latency::total 152559106286 # number of ReadReq MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::cpu.inst 152559106286 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.demand_mshr_miss_latency::total 152559106286 # number of demand (read+write) MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::cpu.inst 152559106286 # number of overall MSHR miss cycles
+system.cpu.icache.overall_mshr_miss_latency::total 152559106286 # number of overall MSHR miss cycles
+system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 2831639000 # number of ReadReq MSHR uncacheable cycles
+system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 2831639000 # number of ReadReq MSHR uncacheable cycles
+system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 2831639000 # number of overall MSHR uncacheable cycles
+system.cpu.icache.overall_mshr_uncacheable_latency::total 2831639000 # number of overall MSHR uncacheable cycles
+system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.016034 # mshr miss rate for ReadReq accesses
+system.cpu.icache.ReadReq_mshr_miss_rate::total 0.016034 # mshr miss rate for ReadReq accesses
+system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.016034 # mshr miss rate for demand accesses
+system.cpu.icache.demand_mshr_miss_rate::total 0.016034 # mshr miss rate for demand accesses
+system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.016034 # mshr miss rate for overall accesses
+system.cpu.icache.overall_mshr_miss_rate::total 0.016034 # mshr miss rate for overall accesses
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11306.548920 # average ReadReq mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11306.548920 # average ReadReq mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11306.548920 # average overall mshr miss latency
+system.cpu.icache.demand_avg_mshr_miss_latency::total 11306.548920 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11306.548920 # average overall mshr miss latency
+system.cpu.icache.overall_avg_mshr_miss_latency::total 11306.548920 # average overall mshr miss latency
+system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
+system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
+system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.l2cache.tags.replacements 628827 # number of replacements
+system.cpu.l2cache.tags.tagsinuse 64292.510551 # Cycle average of tags in use
+system.cpu.l2cache.tags.total_refs 25964475 # Total number of references to valid blocks.
+system.cpu.l2cache.tags.sampled_refs 690318 # Sample count of references to valid blocks.
+system.cpu.l2cache.tags.avg_refs 37.612340 # Average number of references to valid blocks.
+system.cpu.l2cache.tags.warmup_cycle 13963583388500 # Cycle when the warmup percentage was hit.
+system.cpu.l2cache.tags.occ_blocks::writebacks 36090.515742 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 282.968665 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 462.557574 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.inst 8120.436200 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_blocks::cpu.data 19336.032370 # Average occupied blocks per requestor
+system.cpu.l2cache.tags.occ_percent::writebacks 0.550698 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.004318 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.007058 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.inst 0.123908 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::cpu.data 0.295044 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_percent::total 0.981026 # Average percentage of cache occupancy
+system.cpu.l2cache.tags.occ_task_id_blocks::1023 448 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_blocks::1024 61043 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1023::0 1 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1023::1 2 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1023::2 9 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1023::4 436 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::0 17 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::1 162 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1832 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5248 # Occupied blocks per task id
+system.cpu.l2cache.tags.age_task_id_blocks_1024::4 53784 # Occupied blocks per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1023 0.006836 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.occ_task_id_percent::1024 0.931442 # Percentage of cache occupancy per task id
+system.cpu.l2cache.tags.tag_accesses 245315088 # Number of tag accesses
+system.cpu.l2cache.tags.data_accesses 245315088 # Number of data accesses
+system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 312683 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 231444 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::cpu.inst 13428108 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::cpu.data 5994715 # number of ReadReq hits
+system.cpu.l2cache.ReadReq_hits::total 19966950 # number of ReadReq hits
+system.cpu.l2cache.Writeback_hits::writebacks 6407423 # number of Writeback hits
+system.cpu.l2cache.Writeback_hits::total 6407423 # number of Writeback hits
+system.cpu.l2cache.UpgradeReq_hits::cpu.data 9635 # number of UpgradeReq hits
+system.cpu.l2cache.UpgradeReq_hits::total 9635 # number of UpgradeReq hits
+system.cpu.l2cache.ReadExReq_hits::cpu.data 1398626 # number of ReadExReq hits
+system.cpu.l2cache.ReadExReq_hits::total 1398626 # number of ReadExReq hits
+system.cpu.l2cache.demand_hits::cpu.dtb.walker 312683 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.itb.walker 231444 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.inst 13428108 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::cpu.data 7393341 # number of demand (read+write) hits
+system.cpu.l2cache.demand_hits::total 21365576 # number of demand (read+write) hits
+system.cpu.l2cache.overall_hits::cpu.dtb.walker 312683 # number of overall hits
+system.cpu.l2cache.overall_hits::cpu.itb.walker 231444 # number of overall hits
+system.cpu.l2cache.overall_hits::cpu.inst 13428108 # number of overall hits
+system.cpu.l2cache.overall_hits::cpu.data 7393341 # number of overall hits
+system.cpu.l2cache.overall_hits::total 21365576 # number of overall hits
+system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 6840 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 12348 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.inst 64878 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::cpu.data 275571 # number of ReadReq misses
+system.cpu.l2cache.ReadReq_misses::total 359637 # number of ReadReq misses
+system.cpu.l2cache.UpgradeReq_misses::cpu.data 32886 # number of UpgradeReq misses
+system.cpu.l2cache.UpgradeReq_misses::total 32886 # number of UpgradeReq misses
+system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 2 # number of SCUpgradeReq misses
+system.cpu.l2cache.SCUpgradeReq_misses::total 2 # number of SCUpgradeReq misses
+system.cpu.l2cache.ReadExReq_misses::cpu.data 554055 # number of ReadExReq misses
+system.cpu.l2cache.ReadExReq_misses::total 554055 # number of ReadExReq misses
+system.cpu.l2cache.demand_misses::cpu.dtb.walker 6840 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.itb.walker 12348 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.inst 64878 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::cpu.data 829626 # number of demand (read+write) misses
+system.cpu.l2cache.demand_misses::total 913692 # number of demand (read+write) misses
+system.cpu.l2cache.overall_misses::cpu.dtb.walker 6840 # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.itb.walker 12348 # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.inst 64878 # number of overall misses
+system.cpu.l2cache.overall_misses::cpu.data 829626 # number of overall misses
+system.cpu.l2cache.overall_misses::total 913692 # number of overall misses
+system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 524147000 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 965589500 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 4784637235 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::cpu.data 20435505247 # number of ReadReq miss cycles
+system.cpu.l2cache.ReadReq_miss_latency::total 26709878982 # number of ReadReq miss cycles
+system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 400008902 # number of UpgradeReq miss cycles
+system.cpu.l2cache.UpgradeReq_miss_latency::total 400008902 # number of UpgradeReq miss cycles
+system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 46998 # number of SCUpgradeReq miss cycles
+system.cpu.l2cache.SCUpgradeReq_miss_latency::total 46998 # number of SCUpgradeReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 39408215441 # number of ReadExReq miss cycles
+system.cpu.l2cache.ReadExReq_miss_latency::total 39408215441 # number of ReadExReq miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 524147000 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 965589500 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.inst 4784637235 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::cpu.data 59843720688 # number of demand (read+write) miss cycles
+system.cpu.l2cache.demand_miss_latency::total 66118094423 # number of demand (read+write) miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 524147000 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 965589500 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.inst 4784637235 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::cpu.data 59843720688 # number of overall miss cycles
+system.cpu.l2cache.overall_miss_latency::total 66118094423 # number of overall miss cycles
+system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 319523 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 243792 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.inst 13492986 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::cpu.data 6270286 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.ReadReq_accesses::total 20326587 # number of ReadReq accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::writebacks 6407423 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.Writeback_accesses::total 6407423 # number of Writeback accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_accesses::cpu.data 42521 # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.UpgradeReq_accesses::total 42521 # number of UpgradeReq accesses(hits+misses)
+system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 2 # number of SCUpgradeReq accesses(hits+misses)
+system.cpu.l2cache.SCUpgradeReq_accesses::total 2 # number of SCUpgradeReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::cpu.data 1952681 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.ReadExReq_accesses::total 1952681 # number of ReadExReq accesses(hits+misses)
+system.cpu.l2cache.demand_accesses::cpu.dtb.walker 319523 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.itb.walker 243792 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.inst 13492986 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::cpu.data 8222967 # number of demand (read+write) accesses
+system.cpu.l2cache.demand_accesses::total 22279268 # number of demand (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.dtb.walker 319523 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.itb.walker 243792 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.inst 13492986 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::cpu.data 8222967 # number of overall (read+write) accesses
+system.cpu.l2cache.overall_accesses::total 22279268 # number of overall (read+write) accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.021407 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.050650 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.004808 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.043949 # miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_miss_rate::total 0.017693 # miss rate for ReadReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.773406 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_miss_rate::total 0.773406 # miss rate for UpgradeReq accesses
+system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 1 # miss rate for SCUpgradeReq accesses
+system.cpu.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.283741 # miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_miss_rate::total 0.283741 # miss rate for ReadExReq accesses
+system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.021407 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.050650 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.inst 0.004808 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::cpu.data 0.100891 # miss rate for demand accesses
+system.cpu.l2cache.demand_miss_rate::total 0.041011 # miss rate for demand accesses
+system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.021407 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.050650 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.inst 0.004808 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::cpu.data 0.100891 # miss rate for overall accesses
+system.cpu.l2cache.overall_miss_rate::total 0.041011 # miss rate for overall accesses
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 76629.678363 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 78198.048267 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 73748.223358 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 74156.951374 # average ReadReq miss latency
+system.cpu.l2cache.ReadReq_avg_miss_latency::total 74268.996188 # average ReadReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 12163.501247 # average UpgradeReq miss latency
+system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 12163.501247 # average UpgradeReq miss latency
+system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 23499 # average SCUpgradeReq miss latency
+system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 23499 # average SCUpgradeReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71126.901555 # average ReadExReq miss latency
+system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71126.901555 # average ReadExReq miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 76629.678363 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 78198.048267 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73748.223358 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::cpu.data 72133.371770 # average overall miss latency
+system.cpu.l2cache.demand_avg_miss_latency::total 72363.656925 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 76629.678363 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 78198.048267 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73748.223358 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::cpu.data 72133.371770 # average overall miss latency
+system.cpu.l2cache.overall_avg_miss_latency::total 72363.656925 # average overall miss latency
+system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.l2cache.fast_writes 0 # number of fast writes performed
+system.cpu.l2cache.cache_copies 0 # number of cache copies performed
+system.cpu.l2cache.writebacks::writebacks 479499 # number of writebacks
+system.cpu.l2cache.writebacks::total 479499 # number of writebacks
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 6840 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 12348 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 64878 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 275571 # number of ReadReq MSHR misses
+system.cpu.l2cache.ReadReq_mshr_misses::total 359637 # number of ReadReq MSHR misses
+system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 32886 # number of UpgradeReq MSHR misses
+system.cpu.l2cache.UpgradeReq_mshr_misses::total 32886 # number of UpgradeReq MSHR misses
+system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 2 # number of SCUpgradeReq MSHR misses
+system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 2 # number of SCUpgradeReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 554055 # number of ReadExReq MSHR misses
+system.cpu.l2cache.ReadExReq_mshr_misses::total 554055 # number of ReadExReq MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 6840 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 12348 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.inst 64878 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::cpu.data 829626 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.demand_mshr_misses::total 913692 # number of demand (read+write) MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 6840 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 12348 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.inst 64878 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::cpu.data 829626 # number of overall MSHR misses
+system.cpu.l2cache.overall_mshr_misses::total 913692 # number of overall MSHR misses
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 439737000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 812933000 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 3973034765 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 16987487753 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_miss_latency::total 22213192518 # number of ReadReq MSHR miss cycles
+system.cpu.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu.data 31086027509 # number of WriteInvalidateReq MSHR miss cycles
+system.cpu.l2cache.WriteInvalidateReq_mshr_miss_latency::total 31086027509 # number of WriteInvalidateReq MSHR miss cycles
+system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 329042883 # number of UpgradeReq MSHR miss cycles
+system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 329042883 # number of UpgradeReq MSHR miss cycles
+system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 20002 # number of SCUpgradeReq MSHR miss cycles
+system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 20002 # number of SCUpgradeReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 32500124059 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 32500124059 # number of ReadExReq MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 439737000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 812933000 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 3973034765 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 49487611812 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.demand_mshr_miss_latency::total 54713316577 # number of demand (read+write) MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 439737000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 812933000 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 3973034765 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 49487611812 # number of overall MSHR miss cycles
+system.cpu.l2cache.overall_mshr_miss_latency::total 54713316577 # number of overall MSHR miss cycles
+system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 2248902500 # number of ReadReq MSHR uncacheable cycles
+system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 5288238001 # number of ReadReq MSHR uncacheable cycles
+system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 7537140501 # number of ReadReq MSHR uncacheable cycles
+system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 5166002500 # number of WriteReq MSHR uncacheable cycles
+system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 5166002500 # number of WriteReq MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 2248902500 # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 10454240501 # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.overall_mshr_uncacheable_latency::total 12703143001 # number of overall MSHR uncacheable cycles
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.021407 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.050650 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.004808 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.043949 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.017693 # mshr miss rate for ReadReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.773406 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.773406 # mshr miss rate for UpgradeReq accesses
+system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for SCUpgradeReq accesses
+system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.283741 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.283741 # mshr miss rate for ReadExReq accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.021407 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.050650 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.004808 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.100891 # mshr miss rate for demand accesses
+system.cpu.l2cache.demand_mshr_miss_rate::total 0.041011 # mshr miss rate for demand accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.021407 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.050650 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.004808 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.100891 # mshr miss rate for overall accesses
+system.cpu.l2cache.overall_mshr_miss_rate::total 0.041011 # mshr miss rate for overall accesses
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 64289.035088 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 65835.195983 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61238.551820 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 61644.685954 # average ReadReq mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61765.592856 # average ReadReq mshr miss latency
+system.cpu.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu.data inf # average WriteInvalidateReq mshr miss latency
+system.cpu.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10005.561120 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10005.561120 # average UpgradeReq mshr miss latency
+system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average SCUpgradeReq mshr miss latency
+system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58658.660348 # average ReadExReq mshr miss latency
+system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58658.660348 # average ReadExReq mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 64289.035088 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 65835.195983 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61238.551820 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 59650.507352 # average overall mshr miss latency
+system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59881.575604 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 64289.035088 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 65835.195983 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61238.551820 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 59650.507352 # average overall mshr miss latency
+system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59881.575604 # average overall mshr miss latency
+system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
+system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
+system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
+system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
+system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.dcache.tags.replacements 9444412 # number of replacements
+system.cpu.dcache.tags.tagsinuse 511.969639 # Cycle average of tags in use
+system.cpu.dcache.tags.total_refs 292228081 # Total number of references to valid blocks.
+system.cpu.dcache.tags.sampled_refs 9444924 # Sample count of references to valid blocks.
+system.cpu.dcache.tags.avg_refs 30.940226 # Average number of references to valid blocks.
+system.cpu.dcache.tags.warmup_cycle 3093156250 # Cycle when the warmup percentage was hit.
+system.cpu.dcache.tags.occ_blocks::cpu.data 511.969639 # Average occupied blocks per requestor
+system.cpu.dcache.tags.occ_percent::cpu.data 0.999941 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_percent::total 0.999941 # Average percentage of cache occupancy
+system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::0 45 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::1 381 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::2 84 # Occupied blocks per task id
+system.cpu.dcache.tags.age_task_id_blocks_1024::3 2 # Occupied blocks per task id
+system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu.dcache.tags.tag_accesses 1216524124 # Number of tag accesses
+system.cpu.dcache.tags.data_accesses 1216524124 # Number of data accesses
+system.cpu.dcache.ReadReq_hits::cpu.data 148096939 # number of ReadReq hits
+system.cpu.dcache.ReadReq_hits::total 148096939 # number of ReadReq hits
+system.cpu.dcache.WriteReq_hits::cpu.data 136359357 # number of WriteReq hits
+system.cpu.dcache.WriteReq_hits::total 136359357 # number of WriteReq hits
+system.cpu.dcache.SoftPFReq_hits::cpu.data 375583 # number of SoftPFReq hits
+system.cpu.dcache.SoftPFReq_hits::total 375583 # number of SoftPFReq hits
+system.cpu.dcache.WriteInvalidateReq_hits::cpu.data 1554140 # number of WriteInvalidateReq hits
+system.cpu.dcache.WriteInvalidateReq_hits::total 1554140 # number of WriteInvalidateReq hits
+system.cpu.dcache.LoadLockedReq_hits::cpu.data 3367107 # number of LoadLockedReq hits
+system.cpu.dcache.LoadLockedReq_hits::total 3367107 # number of LoadLockedReq hits
+system.cpu.dcache.StoreCondReq_hits::cpu.data 3654437 # number of StoreCondReq hits
+system.cpu.dcache.StoreCondReq_hits::total 3654437 # number of StoreCondReq hits
+system.cpu.dcache.demand_hits::cpu.data 284456296 # number of demand (read+write) hits
+system.cpu.dcache.demand_hits::total 284456296 # number of demand (read+write) hits
+system.cpu.dcache.overall_hits::cpu.data 284831879 # number of overall hits
+system.cpu.dcache.overall_hits::total 284831879 # number of overall hits
+system.cpu.dcache.ReadReq_misses::cpu.data 4902764 # number of ReadReq misses
+system.cpu.dcache.ReadReq_misses::total 4902764 # number of ReadReq misses
+system.cpu.dcache.WriteReq_misses::cpu.data 2016394 # number of WriteReq misses
+system.cpu.dcache.WriteReq_misses::total 2016394 # number of WriteReq misses
+system.cpu.dcache.SoftPFReq_misses::cpu.data 1154103 # number of SoftPFReq misses
+system.cpu.dcache.SoftPFReq_misses::total 1154103 # number of SoftPFReq misses
+system.cpu.dcache.LoadLockedReq_misses::cpu.data 288962 # number of LoadLockedReq misses
+system.cpu.dcache.LoadLockedReq_misses::total 288962 # number of LoadLockedReq misses
+system.cpu.dcache.StoreCondReq_misses::cpu.data 2 # number of StoreCondReq misses
+system.cpu.dcache.StoreCondReq_misses::total 2 # number of StoreCondReq misses
+system.cpu.dcache.demand_misses::cpu.data 6919158 # number of demand (read+write) misses
+system.cpu.dcache.demand_misses::total 6919158 # number of demand (read+write) misses
+system.cpu.dcache.overall_misses::cpu.data 8073261 # number of overall misses
+system.cpu.dcache.overall_misses::total 8073261 # number of overall misses
+system.cpu.dcache.ReadReq_miss_latency::cpu.data 76779469503 # number of ReadReq miss cycles
+system.cpu.dcache.ReadReq_miss_latency::total 76779469503 # number of ReadReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::cpu.data 60928492192 # number of WriteReq miss cycles
+system.cpu.dcache.WriteReq_miss_latency::total 60928492192 # number of WriteReq miss cycles
+system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 4073605250 # number of LoadLockedReq miss cycles
+system.cpu.dcache.LoadLockedReq_miss_latency::total 4073605250 # number of LoadLockedReq miss cycles
+system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 53002 # number of StoreCondReq miss cycles
+system.cpu.dcache.StoreCondReq_miss_latency::total 53002 # number of StoreCondReq miss cycles
+system.cpu.dcache.demand_miss_latency::cpu.data 137707961695 # number of demand (read+write) miss cycles
+system.cpu.dcache.demand_miss_latency::total 137707961695 # number of demand (read+write) miss cycles
+system.cpu.dcache.overall_miss_latency::cpu.data 137707961695 # number of overall miss cycles
+system.cpu.dcache.overall_miss_latency::total 137707961695 # number of overall miss cycles
+system.cpu.dcache.ReadReq_accesses::cpu.data 152999703 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.ReadReq_accesses::total 152999703 # number of ReadReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::cpu.data 138375751 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.WriteReq_accesses::total 138375751 # number of WriteReq accesses(hits+misses)
+system.cpu.dcache.SoftPFReq_accesses::cpu.data 1529686 # number of SoftPFReq accesses(hits+misses)
+system.cpu.dcache.SoftPFReq_accesses::total 1529686 # number of SoftPFReq accesses(hits+misses)
+system.cpu.dcache.WriteInvalidateReq_accesses::cpu.data 1554140 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu.dcache.WriteInvalidateReq_accesses::total 1554140 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses::cpu.data 3656069 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.LoadLockedReq_accesses::total 3656069 # number of LoadLockedReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_accesses::cpu.data 3654439 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.StoreCondReq_accesses::total 3654439 # number of StoreCondReq accesses(hits+misses)
+system.cpu.dcache.demand_accesses::cpu.data 291375454 # number of demand (read+write) accesses
+system.cpu.dcache.demand_accesses::total 291375454 # number of demand (read+write) accesses
+system.cpu.dcache.overall_accesses::cpu.data 292905140 # number of overall (read+write) accesses
+system.cpu.dcache.overall_accesses::total 292905140 # number of overall (read+write) accesses
+system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.032044 # miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_miss_rate::total 0.032044 # miss rate for ReadReq accesses
+system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.014572 # miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_miss_rate::total 0.014572 # miss rate for WriteReq accesses
+system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.754471 # miss rate for SoftPFReq accesses
+system.cpu.dcache.SoftPFReq_miss_rate::total 0.754471 # miss rate for SoftPFReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.079036 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_miss_rate::total 0.079036 # miss rate for LoadLockedReq accesses
+system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000001 # miss rate for StoreCondReq accesses
+system.cpu.dcache.StoreCondReq_miss_rate::total 0.000001 # miss rate for StoreCondReq accesses
+system.cpu.dcache.demand_miss_rate::cpu.data 0.023747 # miss rate for demand accesses
+system.cpu.dcache.demand_miss_rate::total 0.023747 # miss rate for demand accesses
+system.cpu.dcache.overall_miss_rate::cpu.data 0.027563 # miss rate for overall accesses
+system.cpu.dcache.overall_miss_rate::total 0.027563 # miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15660.445721 # average ReadReq miss latency
+system.cpu.dcache.ReadReq_avg_miss_latency::total 15660.445721 # average ReadReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30216.560946 # average WriteReq miss latency
+system.cpu.dcache.WriteReq_avg_miss_latency::total 30216.560946 # average WriteReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 14097.373530 # average LoadLockedReq miss latency
+system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14097.373530 # average LoadLockedReq miss latency
+system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 26501 # average StoreCondReq miss latency
+system.cpu.dcache.StoreCondReq_avg_miss_latency::total 26501 # average StoreCondReq miss latency
+system.cpu.dcache.demand_avg_miss_latency::cpu.data 19902.416117 # average overall miss latency
+system.cpu.dcache.demand_avg_miss_latency::total 19902.416117 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::cpu.data 17057.290938 # average overall miss latency
+system.cpu.dcache.overall_avg_miss_latency::total 17057.290938 # average overall miss latency
+system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu.dcache.fast_writes 1554140 # number of fast writes performed
+system.cpu.dcache.cache_copies 0 # number of cache copies performed
+system.cpu.dcache.writebacks::writebacks 6407423 # number of writebacks
+system.cpu.dcache.writebacks::total 6407423 # number of writebacks
+system.cpu.dcache.ReadReq_mshr_hits::cpu.data 5098 # number of ReadReq MSHR hits
+system.cpu.dcache.ReadReq_mshr_hits::total 5098 # number of ReadReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::cpu.data 21192 # number of WriteReq MSHR hits
+system.cpu.dcache.WriteReq_mshr_hits::total 21192 # number of WriteReq MSHR hits
+system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 69202 # number of LoadLockedReq MSHR hits
+system.cpu.dcache.LoadLockedReq_mshr_hits::total 69202 # number of LoadLockedReq MSHR hits
+system.cpu.dcache.demand_mshr_hits::cpu.data 26290 # number of demand (read+write) MSHR hits
+system.cpu.dcache.demand_mshr_hits::total 26290 # number of demand (read+write) MSHR hits
+system.cpu.dcache.overall_mshr_hits::cpu.data 26290 # number of overall MSHR hits
+system.cpu.dcache.overall_mshr_hits::total 26290 # number of overall MSHR hits
+system.cpu.dcache.ReadReq_mshr_misses::cpu.data 4897666 # number of ReadReq MSHR misses
+system.cpu.dcache.ReadReq_mshr_misses::total 4897666 # number of ReadReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::cpu.data 1995202 # number of WriteReq MSHR misses
+system.cpu.dcache.WriteReq_mshr_misses::total 1995202 # number of WriteReq MSHR misses
+system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1152860 # number of SoftPFReq MSHR misses
+system.cpu.dcache.SoftPFReq_mshr_misses::total 1152860 # number of SoftPFReq MSHR misses
+system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 219760 # number of LoadLockedReq MSHR misses
+system.cpu.dcache.LoadLockedReq_mshr_misses::total 219760 # number of LoadLockedReq MSHR misses
+system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 2 # number of StoreCondReq MSHR misses
+system.cpu.dcache.StoreCondReq_mshr_misses::total 2 # number of StoreCondReq MSHR misses
+system.cpu.dcache.demand_mshr_misses::cpu.data 6892868 # number of demand (read+write) MSHR misses
+system.cpu.dcache.demand_mshr_misses::total 6892868 # number of demand (read+write) MSHR misses
+system.cpu.dcache.overall_mshr_misses::cpu.data 8045728 # number of overall MSHR misses
+system.cpu.dcache.overall_mshr_misses::total 8045728 # number of overall MSHR misses
+system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 66593476247 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_miss_latency::total 66593476247 # number of ReadReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 56238194808 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.WriteReq_mshr_miss_latency::total 56238194808 # number of WriteReq MSHR miss cycles
+system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 17420344250 # number of SoftPFReq MSHR miss cycles
+system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 17420344250 # number of SoftPFReq MSHR miss cycles
+system.cpu.dcache.WriteInvalidateReq_mshr_miss_latency::cpu.data 50499536991 # number of WriteInvalidateReq MSHR miss cycles
+system.cpu.dcache.WriteInvalidateReq_mshr_miss_latency::total 50499536991 # number of WriteInvalidateReq MSHR miss cycles
+system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 2639848250 # number of LoadLockedReq MSHR miss cycles
+system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 2639848250 # number of LoadLockedReq MSHR miss cycles
+system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 48998 # number of StoreCondReq MSHR miss cycles
+system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 48998 # number of StoreCondReq MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::cpu.data 122831671055 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.demand_mshr_miss_latency::total 122831671055 # number of demand (read+write) MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::cpu.data 140252015305 # number of overall MSHR miss cycles
+system.cpu.dcache.overall_mshr_miss_latency::total 140252015305 # number of overall MSHR miss cycles
+system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 5728170249 # number of ReadReq MSHR uncacheable cycles
+system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 5728170249 # number of ReadReq MSHR uncacheable cycles
+system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 5573361000 # number of WriteReq MSHR uncacheable cycles
+system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 5573361000 # number of WriteReq MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 11301531249 # number of overall MSHR uncacheable cycles
+system.cpu.dcache.overall_mshr_uncacheable_latency::total 11301531249 # number of overall MSHR uncacheable cycles
+system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.032011 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.032011 # mshr miss rate for ReadReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.014419 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.014419 # mshr miss rate for WriteReq accesses
+system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.753658 # mshr miss rate for SoftPFReq accesses
+system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.753658 # mshr miss rate for SoftPFReq accesses
+system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.060108 # mshr miss rate for LoadLockedReq accesses
+system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.060108 # mshr miss rate for LoadLockedReq accesses
+system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000001 # mshr miss rate for StoreCondReq accesses
+system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000001 # mshr miss rate for StoreCondReq accesses
+system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.023656 # mshr miss rate for demand accesses
+system.cpu.dcache.demand_mshr_miss_rate::total 0.023656 # mshr miss rate for demand accesses
+system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.027469 # mshr miss rate for overall accesses
+system.cpu.dcache.overall_mshr_miss_rate::total 0.027469 # mshr miss rate for overall accesses
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13596.981960 # average ReadReq mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13596.981960 # average ReadReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 28186.717339 # average WriteReq mshr miss latency
+system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 28186.717339 # average WriteReq mshr miss latency
+system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 15110.546163 # average SoftPFReq mshr miss latency
+system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 15110.546163 # average SoftPFReq mshr miss latency
+system.cpu.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu.data inf # average WriteInvalidateReq mshr miss latency
+system.cpu.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency
+system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 12012.414680 # average LoadLockedReq mshr miss latency
+system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12012.414680 # average LoadLockedReq mshr miss latency
+system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 24499 # average StoreCondReq mshr miss latency
+system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 24499 # average StoreCondReq mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17820.110737 # average overall mshr miss latency
+system.cpu.dcache.demand_avg_mshr_miss_latency::total 17820.110737 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17431.861393 # average overall mshr miss latency
+system.cpu.dcache.overall_avg_mshr_miss_latency::total 17431.861393 # average overall mshr miss latency
+system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
+system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
+system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
+system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
+system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
+system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu.toL2Bus.trans_dist::ReadReq 20761818 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadResp 20753624 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteReq 33871 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteResp 33871 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::Writeback 6407423 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteInvalidateReq 1660819 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::WriteInvalidateResp 1554140 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::UpgradeReq 42524 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::SCUpgradeReq 2 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::UpgradeResp 42526 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExReq 1952681 # Transaction distribution
+system.cpu.toL2Bus.trans_dist::ReadExResp 1952681 # Transaction distribution
+system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 27072222 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 26182676 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 601299 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 874780 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_count::total 54730977 # Packet count per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 863723604 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1036044256 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 1950336 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 2556184 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.pkt_size::total 1904274380 # Cumulative packet size per connected master and slave (bytes)
+system.cpu.toL2Bus.snoops 465684 # Total snoops (count)
+system.cpu.toL2Bus.snoop_fanout::samples 30748357 # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::mean 5.003758 # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::stdev 0.061188 # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::5 30632803 99.62% 99.62% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::6 115554 0.38% 100.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram
+system.cpu.toL2Bus.snoop_fanout::total 30748357 # Request fanout histogram
+system.cpu.toL2Bus.reqLayer0.occupancy 23350352499 # Layer occupancy (ticks)
+system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.snoopLayer0.occupancy 1018500 # Layer occupancy (ticks)
+system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer0.occupancy 20304235714 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer1.occupancy 13344056707 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer2.occupancy 358207000 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
+system.cpu.toL2Bus.respLayer3.occupancy 555725500 # Layer occupancy (ticks)
+system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
+system.iocache.tags.replacements 115481 # number of replacements
+system.iocache.tags.tagsinuse 10.454792 # Cycle average of tags in use
+system.iocache.tags.total_refs 3 # Total number of references to valid blocks.
+system.iocache.tags.sampled_refs 115497 # Sample count of references to valid blocks.
+system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks.
+system.iocache.tags.warmup_cycle 13153677258000 # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ethernet 3.509713 # Average occupied blocks per requestor
+system.iocache.tags.occ_blocks::realview.ide 6.945079 # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ethernet 0.219357 # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::realview.ide 0.434067 # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total 0.653424 # Average percentage of cache occupancy
+system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
+system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id
+system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
+system.iocache.tags.tag_accesses 1039872 # Number of tag accesses
+system.iocache.tags.data_accesses 1039872 # Number of data accesses
+system.iocache.WriteInvalidateReq_hits::realview.ide 106664 # number of WriteInvalidateReq hits
+system.iocache.WriteInvalidateReq_hits::total 106664 # number of WriteInvalidateReq hits
+system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses
+system.iocache.ReadReq_misses::realview.ide 8835 # number of ReadReq misses
+system.iocache.ReadReq_misses::total 8872 # number of ReadReq misses
+system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses
+system.iocache.WriteReq_misses::total 3 # number of WriteReq misses
+system.iocache.WriteInvalidateReq_misses::realview.ide 3 # number of WriteInvalidateReq misses
+system.iocache.WriteInvalidateReq_misses::total 3 # number of WriteInvalidateReq misses
+system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses
+system.iocache.demand_misses::realview.ide 8835 # number of demand (read+write) misses
+system.iocache.demand_misses::total 8875 # number of demand (read+write) misses
+system.iocache.overall_misses::realview.ethernet 40 # number of overall misses
+system.iocache.overall_misses::realview.ide 8835 # number of overall misses
+system.iocache.overall_misses::total 8875 # number of overall misses
+system.iocache.ReadReq_miss_latency::realview.ethernet 5485000 # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::realview.ide 1898661362 # number of ReadReq miss cycles
+system.iocache.ReadReq_miss_latency::total 1904146362 # number of ReadReq miss cycles
+system.iocache.WriteReq_miss_latency::realview.ethernet 339000 # number of WriteReq miss cycles
+system.iocache.WriteReq_miss_latency::total 339000 # number of WriteReq miss cycles
+system.iocache.demand_miss_latency::realview.ethernet 5824000 # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::realview.ide 1898661362 # number of demand (read+write) miss cycles
+system.iocache.demand_miss_latency::total 1904485362 # number of demand (read+write) miss cycles
+system.iocache.overall_miss_latency::realview.ethernet 5824000 # number of overall miss cycles
+system.iocache.overall_miss_latency::realview.ide 1898661362 # number of overall miss cycles
+system.iocache.overall_miss_latency::total 1904485362 # number of overall miss cycles
+system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::realview.ide 8835 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total 8872 # number of ReadReq accesses(hits+misses)
+system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteInvalidateReq_accesses::realview.ide 106667 # number of WriteInvalidateReq accesses(hits+misses)
+system.iocache.WriteInvalidateReq_accesses::total 106667 # number of WriteInvalidateReq accesses(hits+misses)
+system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses
+system.iocache.demand_accesses::realview.ide 8835 # number of demand (read+write) accesses
+system.iocache.demand_accesses::total 8875 # number of demand (read+write) accesses
+system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses
+system.iocache.overall_accesses::realview.ide 8835 # number of overall (read+write) accesses
+system.iocache.overall_accesses::total 8875 # number of overall (read+write) accesses
+system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
+system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
+system.iocache.WriteInvalidateReq_miss_rate::realview.ide 0.000028 # miss rate for WriteInvalidateReq accesses
+system.iocache.WriteInvalidateReq_miss_rate::total 0.000028 # miss rate for WriteInvalidateReq accesses
+system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
+system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
+system.iocache.ReadReq_avg_miss_latency::realview.ethernet 148243.243243 # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::realview.ide 214902.248104 # average ReadReq miss latency
+system.iocache.ReadReq_avg_miss_latency::total 214624.251803 # average ReadReq miss latency
+system.iocache.WriteReq_avg_miss_latency::realview.ethernet 113000 # average WriteReq miss latency
+system.iocache.WriteReq_avg_miss_latency::total 113000 # average WriteReq miss latency
+system.iocache.demand_avg_miss_latency::realview.ethernet 145600 # average overall miss latency
+system.iocache.demand_avg_miss_latency::realview.ide 214902.248104 # average overall miss latency
+system.iocache.demand_avg_miss_latency::total 214589.899944 # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ethernet 145600 # average overall miss latency
+system.iocache.overall_avg_miss_latency::realview.ide 214902.248104 # average overall miss latency
+system.iocache.overall_avg_miss_latency::total 214589.899944 # average overall miss latency
+system.iocache.blocked_cycles::no_mshrs 51753 # number of cycles access was blocked
+system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.iocache.blocked::no_mshrs 5490 # number of cycles access was blocked
+system.iocache.blocked::no_targets 0 # number of cycles access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs 9.426776 # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.iocache.fast_writes 106664 # number of fast writes performed
+system.iocache.cache_copies 0 # number of cache copies performed
+system.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::realview.ide 8835 # number of ReadReq MSHR misses
+system.iocache.ReadReq_mshr_misses::total 8872 # number of ReadReq MSHR misses
+system.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses
+system.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses
+system.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::realview.ide 8835 # number of demand (read+write) MSHR misses
+system.iocache.demand_mshr_misses::total 8875 # number of demand (read+write) MSHR misses
+system.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses
+system.iocache.overall_mshr_misses::realview.ide 8835 # number of overall MSHR misses
+system.iocache.overall_mshr_misses::total 8875 # number of overall MSHR misses
+system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3561000 # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::realview.ide 1439157862 # number of ReadReq MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_latency::total 1442718862 # number of ReadReq MSHR miss cycles
+system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 183000 # number of WriteReq MSHR miss cycles
+system.iocache.WriteReq_mshr_miss_latency::total 183000 # number of WriteReq MSHR miss cycles
+system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 6525754202 # number of WriteInvalidateReq MSHR miss cycles
+system.iocache.WriteInvalidateReq_mshr_miss_latency::total 6525754202 # number of WriteInvalidateReq MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ethernet 3744000 # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::realview.ide 1439157862 # number of demand (read+write) MSHR miss cycles
+system.iocache.demand_mshr_miss_latency::total 1442901862 # number of demand (read+write) MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ethernet 3744000 # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::realview.ide 1439157862 # number of overall MSHR miss cycles
+system.iocache.overall_mshr_miss_latency::total 1442901862 # number of overall MSHR miss cycles
+system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses
+system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
+system.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses
+system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
+system.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses
+system.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses
+system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
+system.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses
+system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses
+system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 96243.243243 # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 162892.797057 # average ReadReq mshr miss latency
+system.iocache.ReadReq_avg_mshr_miss_latency::total 162614.840171 # average ReadReq mshr miss latency
+system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 61000 # average WriteReq mshr miss latency
+system.iocache.WriteReq_avg_mshr_miss_latency::total 61000 # average WriteReq mshr miss latency
+system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide inf # average WriteInvalidateReq mshr miss latency
+system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 93600 # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::realview.ide 162892.797057 # average overall mshr miss latency
+system.iocache.demand_avg_mshr_miss_latency::total 162580.491493 # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 93600 # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::realview.ide 162892.797057 # average overall mshr miss latency
+system.iocache.overall_avg_mshr_miss_latency::total 162580.491493 # average overall mshr miss latency
+system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
+
+---------- End Simulation Statistics ----------
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/config.ini b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/config.ini
new file mode 100644
index 000000000..65b142595
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/config.ini
@@ -0,0 +1,1305 @@
+[root]
+type=Root
+children=system
+eventq_index=0
+full_system=true
+sim_quantum=0
+time_sync_enable=false
+time_sync_period=100000000000
+time_sync_spin_threshold=100000000
+
+[system]
+type=LinuxArmSystem
+children=bridge cf0 clk_domain cpu0 cpu1 cpu_clk_domain dvfs_handler intrctrl iobus iocache l2c membus physmem realview terminal toL2Bus vncserver voltage_domain
+atags_addr=134217728
+boot_loader=/projects/pd/randd/dist/binaries/boot_emm.arm64
+boot_osflags=earlyprintk=pl011,0x1c090000 console=ttyAMA0 lpj=19988480 norandmaps rw loglevel=8 mem=256MB root=/dev/sda1
+boot_release_addr=65528
+cache_line_size=64
+clk_domain=system.clk_domain
+dtb_filename=/projects/pd/randd/dist/binaries/vexpress.aarch64.20140821.dtb
+early_kernel_symbols=false
+enable_context_switch_stats_dump=false
+eventq_index=0
+flags_addr=469827632
+gic_cpu_addr=738205696
+have_generic_timer=false
+have_large_asid_64=false
+have_lpae=false
+have_security=false
+have_virtualization=false
+highest_el_is_64=false
+init_param=0
+kernel=/projects/pd/randd/dist/binaries/vmlinux.aarch64.20140821
+kernel_addr_check=true
+load_addr_mask=268435455
+load_offset=2147483648
+machine_type=VExpress_EMM64
+mem_mode=atomic
+mem_ranges=2147483648:2415919103
+memories=system.realview.nvmem system.physmem system.realview.vram
+multi_proc=true
+num_work_ids=16
+panic_on_oops=true
+panic_on_panic=true
+phys_addr_range_64=40
+readfile=/work/gem5.latest/tests/halt.sh
+reset_addr_64=0
+symbolfile=
+work_begin_ckpt_count=0
+work_begin_cpu_id_exit=-1
+work_begin_exit_count=0
+work_cpus_ckpt_count=0
+work_end_ckpt_count=0
+work_end_exit_count=0
+work_item_id=-1
+system_port=system.membus.slave[1]
+
+[system.bridge]
+type=Bridge
+clk_domain=system.clk_domain
+delay=50000
+eventq_index=0
+ranges=788529152:805306367 721420288:725614591 805306368:1073741823 1073741824:1610612735 402653184:469762047 469762048:536870911
+req_size=16
+resp_size=16
+master=system.iobus.slave[0]
+slave=system.membus.master[0]
+
+[system.cf0]
+type=IdeDisk
+children=image
+delay=1000000
+driveID=master
+eventq_index=0
+image=system.cf0.image
+
+[system.cf0.image]
+type=CowDiskImage
+children=child
+child=system.cf0.image.child
+eventq_index=0
+image_file=
+read_only=false
+table_size=65536
+
+[system.cf0.image.child]
+type=RawDiskImage
+eventq_index=0
+image_file=/projects/pd/randd/dist/disks/linaro-minimal-aarch64.img
+read_only=true
+
+[system.clk_domain]
+type=SrcClockDomain
+clock=1000
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.cpu0]
+type=AtomicSimpleCPU
+children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb tracer
+branchPred=Null
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu0.dstage2_mmu
+dtb=system.cpu0.dtb
+eventq_index=0
+fastmem=false
+function_trace=false
+function_trace_start=0
+interrupts=system.cpu0.interrupts
+isa=system.cpu0.isa
+istage2_mmu=system.cpu0.istage2_mmu
+itb=system.cpu0.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+simulate_data_stalls=false
+simulate_inst_stalls=false
+socket_id=0
+switched_out=false
+system=system
+tracer=system.cpu0.tracer
+width=1
+workload=
+dcache_port=system.cpu0.dcache.cpu_side
+icache_port=system.cpu0.icache.cpu_side
+
+[system.cpu0.dcache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=4
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu0.dcache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu0.dcache_port
+mem_side=system.toL2Bus.slave[1]
+
+[system.cpu0.dcache.tags]
+type=LRU
+assoc=4
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu0.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu0.dstage2_mmu.stage2_tlb
+tlb=system.cpu0.dtb
+
+[system.cpu0.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu0.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu0.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.toL2Bus.slave[5]
+
+[system.cpu0.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu0.dtb.walker
+
+[system.cpu0.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.toL2Bus.slave[3]
+
+[system.cpu0.icache]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=1
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=2
+is_top_level=true
+max_miss_count=0
+mshrs=4
+prefetch_on_access=false
+prefetcher=Null
+response_latency=2
+sequential_access=false
+size=32768
+system=system
+tags=system.cpu0.icache.tags
+tgts_per_mshr=20
+two_queue=false
+write_buffers=8
+cpu_side=system.cpu0.icache_port
+mem_side=system.toL2Bus.slave[0]
+
+[system.cpu0.icache.tags]
+type=LRU
+assoc=1
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=2
+sequential_access=false
+size=32768
+
+[system.cpu0.interrupts]
+type=ArmInterrupts
+eventq_index=0
+
+[system.cpu0.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+pmu=Null
+system=system
+
+[system.cpu0.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu0.istage2_mmu.stage2_tlb
+tlb=system.cpu0.itb
+
+[system.cpu0.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu0.istage2_mmu.stage2_tlb.walker
+
+[system.cpu0.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+port=system.toL2Bus.slave[4]
+
+[system.cpu0.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu0.itb.walker
+
+[system.cpu0.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+port=system.toL2Bus.slave[2]
+
+[system.cpu0.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu1]
+type=AtomicSimpleCPU
+children=dstage2_mmu dtb isa istage2_mmu itb tracer
+branchPred=Null
+checker=Null
+clk_domain=system.cpu_clk_domain
+cpu_id=0
+do_checkpoint_insts=true
+do_quiesce=true
+do_statistics_insts=true
+dstage2_mmu=system.cpu1.dstage2_mmu
+dtb=system.cpu1.dtb
+eventq_index=0
+fastmem=false
+function_trace=false
+function_trace_start=0
+interrupts=Null
+isa=system.cpu1.isa
+istage2_mmu=system.cpu1.istage2_mmu
+itb=system.cpu1.itb
+max_insts_all_threads=0
+max_insts_any_thread=0
+max_loads_all_threads=0
+max_loads_any_thread=0
+numThreads=1
+profile=0
+progress_interval=0
+simpoint_start_insts=
+simulate_data_stalls=false
+simulate_inst_stalls=false
+socket_id=0
+switched_out=true
+system=system
+tracer=system.cpu1.tracer
+width=1
+workload=
+
+[system.cpu1.dstage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu1.dstage2_mmu.stage2_tlb
+tlb=system.cpu1.dtb
+
+[system.cpu1.dstage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu1.dstage2_mmu.stage2_tlb.walker
+
+[system.cpu1.dstage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+
+[system.cpu1.dtb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu1.dtb.walker
+
+[system.cpu1.dtb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+
+[system.cpu1.isa]
+type=ArmISA
+eventq_index=0
+fpsid=1090793632
+id_aa64afr0_el1=0
+id_aa64afr1_el1=0
+id_aa64dfr0_el1=1052678
+id_aa64dfr1_el1=0
+id_aa64isar0_el1=0
+id_aa64isar1_el1=0
+id_aa64mmfr0_el1=15728642
+id_aa64mmfr1_el1=0
+id_aa64pfr0_el1=17
+id_aa64pfr1_el1=0
+id_isar0=34607377
+id_isar1=34677009
+id_isar2=555950401
+id_isar3=17899825
+id_isar4=268501314
+id_isar5=0
+id_mmfr0=270536963
+id_mmfr1=0
+id_mmfr2=19070976
+id_mmfr3=34611729
+id_pfr0=49
+id_pfr1=4113
+midr=1091551472
+pmu=Null
+system=system
+
+[system.cpu1.istage2_mmu]
+type=ArmStage2MMU
+children=stage2_tlb
+eventq_index=0
+stage2_tlb=system.cpu1.istage2_mmu.stage2_tlb
+tlb=system.cpu1.itb
+
+[system.cpu1.istage2_mmu.stage2_tlb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=true
+size=32
+walker=system.cpu1.istage2_mmu.stage2_tlb.walker
+
+[system.cpu1.istage2_mmu.stage2_tlb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=true
+num_squash_per_cycle=2
+sys=system
+
+[system.cpu1.itb]
+type=ArmTLB
+children=walker
+eventq_index=0
+is_stage2=false
+size=64
+walker=system.cpu1.itb.walker
+
+[system.cpu1.itb.walker]
+type=ArmTableWalker
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+is_stage2=false
+num_squash_per_cycle=2
+sys=system
+
+[system.cpu1.tracer]
+type=ExeTracer
+eventq_index=0
+
+[system.cpu_clk_domain]
+type=SrcClockDomain
+clock=500
+domain_id=-1
+eventq_index=0
+init_perf_level=0
+voltage_domain=system.voltage_domain
+
+[system.dvfs_handler]
+type=DVFSHandler
+domains=
+enable=false
+eventq_index=0
+sys_clk_domain=system.clk_domain
+transition_latency=100000000
+
+[system.intrctrl]
+type=IntrControl
+eventq_index=0
+sys=system
+
+[system.iobus]
+type=NoncoherentXBar
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+use_default_range=true
+width=8
+default=system.realview.pciconfig.pio
+master=system.realview.uart.pio system.realview.realview_io.pio system.realview.timer0.pio system.realview.timer1.pio system.realview.clcd.pio system.realview.hdlcd.pio system.realview.kmi0.pio system.realview.kmi1.pio system.realview.cf_ctrl.pio system.realview.cf_ctrl.config system.realview.rtc.pio system.realview.vram.port system.realview.l2x0_fake.pio system.realview.uart1_fake.pio system.realview.uart2_fake.pio system.realview.uart3_fake.pio system.realview.sp810_fake.pio system.realview.watchdog_fake.pio system.realview.aaci_fake.pio system.realview.lan_fake.pio system.realview.usb_fake.pio system.realview.mmc_fake.pio system.realview.energy_ctrl.pio system.realview.ide.pio system.realview.ide.config system.realview.ethernet.pio system.realview.ethernet.config system.iocache.cpu_side
+slave=system.bridge.master system.realview.clcd.dma system.realview.cf_ctrl.dma system.realview.ide.dma system.realview.ethernet.dma
+
+[system.iocache]
+type=BaseCache
+children=tags
+addr_ranges=2147483648:2415919103
+assoc=8
+clk_domain=system.clk_domain
+eventq_index=0
+forward_snoops=false
+hit_latency=50
+is_top_level=true
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=50
+sequential_access=false
+size=1024
+system=system
+tags=system.iocache.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.iobus.master[27]
+mem_side=system.membus.slave[3]
+
+[system.iocache.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.clk_domain
+eventq_index=0
+hit_latency=50
+sequential_access=false
+size=1024
+
+[system.l2c]
+type=BaseCache
+children=tags
+addr_ranges=0:18446744073709551615
+assoc=8
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+forward_snoops=true
+hit_latency=20
+is_top_level=false
+max_miss_count=0
+mshrs=20
+prefetch_on_access=false
+prefetcher=Null
+response_latency=20
+sequential_access=false
+size=4194304
+system=system
+tags=system.l2c.tags
+tgts_per_mshr=12
+two_queue=false
+write_buffers=8
+cpu_side=system.toL2Bus.master[0]
+mem_side=system.membus.slave[2]
+
+[system.l2c.tags]
+type=LRU
+assoc=8
+block_size=64
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+hit_latency=20
+sequential_access=false
+size=4194304
+
+[system.membus]
+type=CoherentXBar
+children=badaddr_responder
+clk_domain=system.clk_domain
+eventq_index=0
+header_cycles=1
+snoop_filter=Null
+system=system
+use_default_range=false
+width=8
+default=system.membus.badaddr_responder.pio
+master=system.bridge.slave system.realview.nvmem.port system.realview.gic.pio system.realview.local_cpu_timer.pio system.realview.vgic.pio system.physmem.port
+slave=system.realview.hdlcd.dma system.system_port system.l2c.mem_side system.iocache.mem_side
+
+[system.membus.badaddr_responder]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=0
+pio_latency=100000
+pio_size=8
+ret_bad_addr=true
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=warn
+pio=system.membus.default
+
+[system.physmem]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=true
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=2147483648:2415919103
+port=system.membus.master[5]
+
+[system.realview]
+type=RealView
+children=aaci_fake cf_ctrl clcd energy_ctrl ethernet generic_timer gic hdlcd ide kmi0 kmi1 l2x0_fake lan_fake local_cpu_timer mmc_fake nvmem pciconfig realview_io rtc sp810_fake timer0 timer1 uart uart1_fake uart2_fake uart3_fake usb_fake vgic vram watchdog_fake
+eventq_index=0
+intrctrl=system.intrctrl
+pci_cfg_base=805306368
+pci_cfg_gen_offsets=true
+pci_io_base=788529152
+system=system
+
+[system.realview.aaci_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470024192
+pio_latency=100000
+system=system
+pio=system.iobus.master[18]
+
+[system.realview.cf_ctrl]
+type=IdeController
+BAR0=471465984
+BAR0LegacyIO=true
+BAR0Size=256
+BAR1=471466240
+BAR1LegacyIO=true
+BAR1Size=4096
+BAR2=1
+BAR2LegacyIO=false
+BAR2Size=8
+BAR3=1
+BAR3LegacyIO=false
+BAR3Size=4
+BAR4=1
+BAR4LegacyIO=false
+BAR4Size=16
+BAR5=1
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=1
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=31
+InterruptPin=1
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=133
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+ctrl_offset=2
+disks=
+eventq_index=0
+io_shift=2
+pci_bus=2
+pci_dev=0
+pci_func=0
+pio_latency=30000
+platform=system.realview
+system=system
+config=system.iobus.master[9]
+dma=system.iobus.slave[2]
+pio=system.iobus.master[8]
+
+[system.realview.clcd]
+type=Pl111
+amba_id=1315089
+clk_domain=system.clk_domain
+enable_capture=true
+eventq_index=0
+gic=system.realview.gic
+int_num=46
+pio_addr=471793664
+pio_latency=10000
+pixel_clock=41667
+system=system
+vnc=system.vncserver
+dma=system.iobus.slave[1]
+pio=system.iobus.master[4]
+
+[system.realview.energy_ctrl]
+type=EnergyCtrl
+clk_domain=system.clk_domain
+dvfs_handler=system.dvfs_handler
+eventq_index=0
+pio_addr=470286336
+pio_latency=100000
+system=system
+pio=system.iobus.master[22]
+
+[system.realview.ethernet]
+type=IGbE
+BAR0=0
+BAR0LegacyIO=false
+BAR0Size=131072
+BAR1=0
+BAR1LegacyIO=false
+BAR1Size=0
+BAR2=0
+BAR2LegacyIO=false
+BAR2Size=0
+BAR3=0
+BAR3LegacyIO=false
+BAR3Size=0
+BAR4=0
+BAR4LegacyIO=false
+BAR4Size=0
+BAR5=0
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=2
+Command=0
+DeviceID=4213
+ExpansionROM=0
+HeaderType=0
+InterruptLine=1
+InterruptPin=1
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=255
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=0
+Revision=0
+Status=0
+SubClassCode=0
+SubsystemID=4104
+SubsystemVendorID=32902
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+eventq_index=0
+fetch_comp_delay=10000
+fetch_delay=10000
+hardware_address=00:90:00:00:00:01
+pci_bus=0
+pci_dev=0
+pci_func=0
+phy_epid=896
+phy_pid=680
+pio_latency=30000
+platform=system.realview
+rx_desc_cache_size=64
+rx_fifo_size=393216
+rx_write_delay=0
+system=system
+tx_desc_cache_size=64
+tx_fifo_size=393216
+tx_read_delay=0
+wb_comp_delay=10000
+wb_delay=10000
+config=system.iobus.master[26]
+dma=system.iobus.slave[4]
+pio=system.iobus.master[25]
+
+[system.realview.generic_timer]
+type=GenericTimer
+eventq_index=0
+gic=system.realview.gic
+int_num=29
+system=system
+
+[system.realview.gic]
+type=Pl390
+clk_domain=system.clk_domain
+cpu_addr=738205696
+cpu_pio_delay=10000
+dist_addr=738201600
+dist_pio_delay=10000
+eventq_index=0
+int_latency=10000
+it_lines=128
+msix_addr=0
+platform=system.realview
+system=system
+pio=system.membus.master[2]
+
+[system.realview.hdlcd]
+type=HDLcd
+amba_id=1314816
+clk_domain=system.clk_domain
+enable_capture=true
+eventq_index=0
+gic=system.realview.gic
+int_num=117
+pio_addr=721420288
+pio_latency=10000
+pixel_clock=7299
+system=system
+vnc=system.vncserver
+dma=system.membus.slave[0]
+pio=system.iobus.master[5]
+
+[system.realview.ide]
+type=IdeController
+BAR0=1
+BAR0LegacyIO=false
+BAR0Size=8
+BAR1=1
+BAR1LegacyIO=false
+BAR1Size=4
+BAR2=1
+BAR2LegacyIO=false
+BAR2Size=8
+BAR3=1
+BAR3LegacyIO=false
+BAR3Size=4
+BAR4=1
+BAR4LegacyIO=false
+BAR4Size=16
+BAR5=1
+BAR5LegacyIO=false
+BAR5Size=0
+BIST=0
+CacheLineSize=0
+CapabilityPtr=0
+CardbusCIS=0
+ClassCode=1
+Command=0
+DeviceID=28945
+ExpansionROM=0
+HeaderType=0
+InterruptLine=2
+InterruptPin=2
+LatencyTimer=0
+LegacyIOBase=0
+MSICAPBaseOffset=0
+MSICAPCapId=0
+MSICAPMaskBits=0
+MSICAPMsgAddr=0
+MSICAPMsgCtrl=0
+MSICAPMsgData=0
+MSICAPMsgUpperAddr=0
+MSICAPNextCapability=0
+MSICAPPendingBits=0
+MSIXCAPBaseOffset=0
+MSIXCAPCapId=0
+MSIXCAPNextCapability=0
+MSIXMsgCtrl=0
+MSIXPbaOffset=0
+MSIXTableOffset=0
+MaximumLatency=0
+MinimumGrant=0
+PMCAPBaseOffset=0
+PMCAPCapId=0
+PMCAPCapabilities=0
+PMCAPCtrlStatus=0
+PMCAPNextCapability=0
+PXCAPBaseOffset=0
+PXCAPCapId=0
+PXCAPCapabilities=0
+PXCAPDevCap2=0
+PXCAPDevCapabilities=0
+PXCAPDevCtrl=0
+PXCAPDevCtrl2=0
+PXCAPDevStatus=0
+PXCAPLinkCap=0
+PXCAPLinkCtrl=0
+PXCAPLinkStatus=0
+PXCAPNextCapability=0
+ProgIF=133
+Revision=0
+Status=640
+SubClassCode=1
+SubsystemID=0
+SubsystemVendorID=0
+VendorID=32902
+clk_domain=system.clk_domain
+config_latency=20000
+ctrl_offset=0
+disks=system.cf0
+eventq_index=0
+io_shift=0
+pci_bus=0
+pci_dev=1
+pci_func=0
+pio_latency=30000
+platform=system.realview
+system=system
+config=system.iobus.master[24]
+dma=system.iobus.slave[3]
+pio=system.iobus.master[23]
+
+[system.realview.kmi0]
+type=Pl050
+amba_id=1314896
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=1000000
+int_num=44
+is_mouse=false
+pio_addr=470155264
+pio_latency=100000
+system=system
+vnc=system.vncserver
+pio=system.iobus.master[6]
+
+[system.realview.kmi1]
+type=Pl050
+amba_id=1314896
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=1000000
+int_num=45
+is_mouse=true
+pio_addr=470220800
+pio_latency=100000
+system=system
+vnc=system.vncserver
+pio=system.iobus.master[7]
+
+[system.realview.l2x0_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=739246080
+pio_latency=100000
+pio_size=4095
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[12]
+
+[system.realview.lan_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=436207616
+pio_latency=100000
+pio_size=65535
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[19]
+
+[system.realview.local_cpu_timer]
+type=CpuLocalTimer
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_num_timer=29
+int_num_watchdog=30
+pio_addr=738721792
+pio_latency=100000
+system=system
+pio=system.membus.master[3]
+
+[system.realview.mmc_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470089728
+pio_latency=100000
+system=system
+pio=system.iobus.master[21]
+
+[system.realview.nvmem]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=true
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=0:67108863
+port=system.membus.master[1]
+
+[system.realview.pciconfig]
+type=PciConfigAll
+bus=0
+clk_domain=system.clk_domain
+eventq_index=0
+pio_addr=0
+pio_latency=30000
+platform=system.realview
+size=268435456
+system=system
+pio=system.iobus.default
+
+[system.realview.realview_io]
+type=RealViewCtrl
+clk_domain=system.clk_domain
+eventq_index=0
+idreg=35979264
+pio_addr=469827584
+pio_latency=100000
+proc_id0=335544320
+proc_id1=335544320
+system=system
+pio=system.iobus.master[1]
+
+[system.realview.rtc]
+type=PL031
+amba_id=3412017
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+int_delay=100000
+int_num=36
+pio_addr=471269376
+pio_latency=100000
+system=system
+time=Thu Jan 1 00:00:00 2009
+pio=system.iobus.master[10]
+
+[system.realview.sp810_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=true
+pio_addr=469893120
+pio_latency=100000
+system=system
+pio=system.iobus.master[16]
+
+[system.realview.timer0]
+type=Sp804
+amba_id=1316868
+clk_domain=system.clk_domain
+clock0=1000000
+clock1=1000000
+eventq_index=0
+gic=system.realview.gic
+int_num0=34
+int_num1=34
+pio_addr=470876160
+pio_latency=100000
+system=system
+pio=system.iobus.master[2]
+
+[system.realview.timer1]
+type=Sp804
+amba_id=1316868
+clk_domain=system.clk_domain
+clock0=1000000
+clock1=1000000
+eventq_index=0
+gic=system.realview.gic
+int_num0=35
+int_num1=35
+pio_addr=470941696
+pio_latency=100000
+system=system
+pio=system.iobus.master[3]
+
+[system.realview.uart]
+type=Pl011
+clk_domain=system.clk_domain
+end_on_eot=false
+eventq_index=0
+gic=system.realview.gic
+int_delay=100000
+int_num=37
+pio_addr=470351872
+pio_latency=100000
+platform=system.realview
+system=system
+terminal=system.terminal
+pio=system.iobus.master[0]
+
+[system.realview.uart1_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470417408
+pio_latency=100000
+system=system
+pio=system.iobus.master[13]
+
+[system.realview.uart2_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470482944
+pio_latency=100000
+system=system
+pio=system.iobus.master[14]
+
+[system.realview.uart3_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470548480
+pio_latency=100000
+system=system
+pio=system.iobus.master[15]
+
+[system.realview.usb_fake]
+type=IsaFake
+clk_domain=system.clk_domain
+eventq_index=0
+fake_mem=false
+pio_addr=452984832
+pio_latency=100000
+pio_size=131071
+ret_bad_addr=false
+ret_data16=65535
+ret_data32=4294967295
+ret_data64=18446744073709551615
+ret_data8=255
+system=system
+update_data=false
+warn_access=
+pio=system.iobus.master[20]
+
+[system.realview.vgic]
+type=VGic
+clk_domain=system.clk_domain
+eventq_index=0
+gic=system.realview.gic
+hv_addr=738213888
+pio_delay=10000
+platform=system.realview
+ppint=25
+system=system
+vcpu_addr=738222080
+pio=system.membus.master[4]
+
+[system.realview.vram]
+type=SimpleMemory
+bandwidth=73.000000
+clk_domain=system.clk_domain
+conf_table_reported=false
+eventq_index=0
+in_addr_map=true
+latency=30000
+latency_var=0
+null=false
+range=402653184:436207615
+port=system.iobus.master[11]
+
+[system.realview.watchdog_fake]
+type=AmbaFake
+amba_id=0
+clk_domain=system.clk_domain
+eventq_index=0
+ignore_access=false
+pio_addr=470745088
+pio_latency=100000
+system=system
+pio=system.iobus.master[17]
+
+[system.terminal]
+type=Terminal
+eventq_index=0
+intr_control=system.intrctrl
+number=0
+output=true
+port=3456
+
+[system.toL2Bus]
+type=CoherentXBar
+clk_domain=system.cpu_clk_domain
+eventq_index=0
+header_cycles=1
+snoop_filter=Null
+system=system
+use_default_range=false
+width=8
+master=system.l2c.cpu_side
+slave=system.cpu0.icache.mem_side system.cpu0.dcache.mem_side system.cpu0.itb.walker.port system.cpu0.dtb.walker.port system.cpu0.istage2_mmu.stage2_tlb.walker.port system.cpu0.dstage2_mmu.stage2_tlb.walker.port
+
+[system.vncserver]
+type=VncServer
+eventq_index=0
+frame_capture=false
+number=0
+port=5900
+
+[system.voltage_domain]
+type=VoltageDomain
+eventq_index=0
+voltage=1.000000
+
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/simerr b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/simerr
new file mode 100644
index 000000000..3137dc2c1
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/simerr
@@ -0,0 +1,570 @@
+warn: Highest ARM exception-level set to AArch32 but bootloader is for AArch64. Assuming you wanted these to match.
+warn: Sockets disabled, not accepting vnc client connections
+warn: Sockets disabled, not accepting terminal connections
+warn: Sockets disabled, not accepting gdb connections
+warn: Existing EnergyCtrl, but no enabled DVFSHandler found.
+warn: SCReg: Writing 0 to dcc0:site0:pos0:fn7:dev0
+warn: Tried to read RealView I/O at offset 0x60 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x48 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x8 that doesn't exist
+warn: Tried to read RealView I/O at offset 0x48 that doesn't exist
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
+warn: User mode does not have SPSR
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/simout b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/simout
new file mode 100644
index 000000000..3cdd0b0b9
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/simout
@@ -0,0 +1,11 @@
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled Oct 29 2014 15:46:15
+gem5 started Oct 29 2014 16:13:02
+gem5 executing on u200540-lin
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview64-switcheroo-atomic -re /work/gem5.latest/tests/run.py build/ARM/tests/opt/quick/fs/10.linux-boot/arm/linux/realview64-switcheroo-atomic
+Selected 64-bit ARM architecture, updating default disk image...
+Global frequency set at 1000000000000 ticks per second
+ 0: system.cpu0.isa: ISA system set to: 0x5318b00 0x5318b00
+ 0: system.cpu1.isa: ISA system set to: 0x5318b00 0x5318b00
diff --git a/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/stats.txt b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/stats.txt
new file mode 100644
index 000000000..a57c553a7
--- /dev/null
+++ b/tests/quick/fs/10.linux-boot/ref/arm/linux/realview64-switcheroo-atomic/stats.txt
@@ -0,0 +1,996 @@
+
+---------- Begin Simulation Statistics ----------
+sim_seconds 51.111167 # Number of seconds simulated
+sim_ticks 51111167186000 # Number of ticks simulated
+final_tick 51111167186000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
+sim_freq 1000000000000 # Frequency of simulated ticks
+host_inst_rate 1245007 # Simulator instruction rate (inst/s)
+host_op_rate 1463153 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 64786832406 # Simulator tick rate (ticks/s)
+host_mem_usage 666372 # Number of bytes of host memory used
+host_seconds 788.91 # Real time elapsed on the host
+sim_insts 982202425 # Number of instructions simulated
+sim_ops 1154300154 # Number of ops (including micro ops) simulated
+system.voltage_domain.voltage 1 # Voltage in Volts
+system.clk_domain.clock 1000 # Clock period in ticks
+system.realview.nvmem.bytes_read::cpu0.inst 96 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory
+system.realview.nvmem.bytes_read::total 132 # Number of bytes read from this memory
+system.realview.nvmem.bytes_inst_read::cpu0.inst 96 # Number of instructions bytes read from this memory
+system.realview.nvmem.bytes_inst_read::total 96 # Number of instructions bytes read from this memory
+system.realview.nvmem.num_reads::cpu0.inst 24 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory
+system.realview.nvmem.num_reads::total 29 # Number of read requests responded to by this memory
+system.realview.nvmem.bw_read::cpu0.inst 2 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_read::total 3 # Total read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::cpu0.inst 2 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_inst_read::total 2 # Instruction read bandwidth from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu0.inst 2 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s)
+system.realview.nvmem.bw_total::total 3 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bytes_read::realview.ide 441600 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.dtb.walker 336512 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.itb.walker 497152 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.inst 3037748 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu0.data 46051464 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.dtb.walker 337024 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.itb.walker 478912 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.inst 2057984 # Number of bytes read from this memory
+system.physmem.bytes_read::cpu1.data 44726784 # Number of bytes read from this memory
+system.physmem.bytes_read::total 97965180 # Number of bytes read from this memory
+system.physmem.bytes_inst_read::cpu0.inst 3037748 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::cpu1.inst 2057984 # Number of instructions bytes read from this memory
+system.physmem.bytes_inst_read::total 5095732 # Number of instructions bytes read from this memory
+system.physmem.bytes_written::writebacks 65987776 # Number of bytes written to this memory
+system.physmem.bytes_written::realview.ide 6826496 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu0.data 57990628 # Number of bytes written to this memory
+system.physmem.bytes_written::cpu1.data 43345472 # Number of bytes written to this memory
+system.physmem.bytes_written::total 174150372 # Number of bytes written to this memory
+system.physmem.num_reads::realview.ide 6900 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.dtb.walker 5258 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.itb.walker 7768 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.inst 87872 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu0.data 719567 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.dtb.walker 5266 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.itb.walker 7483 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.inst 32156 # Number of read requests responded to by this memory
+system.physmem.num_reads::cpu1.data 698856 # Number of read requests responded to by this memory
+system.physmem.num_reads::total 1571126 # Number of read requests responded to by this memory
+system.physmem.num_writes::writebacks 1031059 # Number of write requests responded to by this memory
+system.physmem.num_writes::realview.ide 106664 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu0.data 908355 # Number of write requests responded to by this memory
+system.physmem.num_writes::cpu1.data 677273 # Number of write requests responded to by this memory
+system.physmem.num_writes::total 2723351 # Number of write requests responded to by this memory
+system.physmem.bw_read::realview.ide 8640 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.dtb.walker 6584 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.itb.walker 9727 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.inst 59434 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu0.data 901006 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.dtb.walker 6594 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.itb.walker 9370 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.inst 40265 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::cpu1.data 875088 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_read::total 1916708 # Total read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu0.inst 59434 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::cpu1.inst 40265 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_inst_read::total 99699 # Instruction read bandwidth from this memory (bytes/s)
+system.physmem.bw_write::writebacks 1291064 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::realview.ide 133562 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu0.data 1134598 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::cpu1.data 848063 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_write::total 3407286 # Write bandwidth from this memory (bytes/s)
+system.physmem.bw_total::writebacks 1291064 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::realview.ide 142202 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.dtb.walker 6584 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.itb.walker 9727 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.inst 59434 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu0.data 2035604 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.dtb.walker 6594 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.itb.walker 9370 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.inst 40265 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::cpu1.data 1723151 # Total bandwidth to/from this memory (bytes/s)
+system.physmem.bw_total::total 5323994 # Total bandwidth to/from this memory (bytes/s)
+system.membus.trans_dist::ReadReq 581619 # Transaction distribution
+system.membus.trans_dist::ReadResp 581619 # Transaction distribution
+system.membus.trans_dist::WriteReq 33712 # Transaction distribution
+system.membus.trans_dist::WriteResp 33712 # Transaction distribution
+system.membus.trans_dist::Writeback 1031059 # Transaction distribution
+system.membus.trans_dist::WriteInvalidateReq 1689719 # Transaction distribution
+system.membus.trans_dist::WriteInvalidateResp 1689719 # Transaction distribution
+system.membus.trans_dist::UpgradeReq 40044 # Transaction distribution
+system.membus.trans_dist::SCUpgradeReq 1 # Transaction distribution
+system.membus.trans_dist::UpgradeResp 40045 # Transaction distribution
+system.membus.trans_dist::ReadExReq 1025076 # Transaction distribution
+system.membus.trans_dist::ReadExResp 1025076 # Transaction distribution
+system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122798 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 58 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 6654 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 7410857 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.l2c.mem_side::total 7540367 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 231034 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count_system.iocache.mem_side::total 231034 # Packet count per connected master and slave (bytes)
+system.membus.pkt_count::total 7771401 # Packet count per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 155928 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 132 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 13308 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 264847648 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.l2c.mem_side::total 265017016 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7392896 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size_system.iocache.mem_side::total 7392896 # Cumulative packet size per connected master and slave (bytes)
+system.membus.pkt_size::total 272409912 # Cumulative packet size per connected master and slave (bytes)
+system.membus.snoops 0 # Total snoops (count)
+system.membus.snoop_fanout::samples 4290786 # Request fanout histogram
+system.membus.snoop_fanout::mean 1 # Request fanout histogram
+system.membus.snoop_fanout::stdev 0 # Request fanout histogram
+system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
+system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
+system.membus.snoop_fanout::1 4290786 100.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
+system.membus.snoop_fanout::min_value 1 # Request fanout histogram
+system.membus.snoop_fanout::max_value 1 # Request fanout histogram
+system.membus.snoop_fanout::total 4290786 # Request fanout histogram
+system.cpu_clk_domain.clock 500 # Clock period in ticks
+system.l2c.tags.replacements 1249718 # number of replacements
+system.l2c.tags.tagsinuse 64613.042702 # Cycle average of tags in use
+system.l2c.tags.total_refs 29438941 # Total number of references to valid blocks.
+system.l2c.tags.sampled_refs 1311508 # Sample count of references to valid blocks.
+system.l2c.tags.avg_refs 22.446635 # Average number of references to valid blocks.
+system.l2c.tags.warmup_cycle 13800320247500 # Cycle when the warmup percentage was hit.
+system.l2c.tags.occ_blocks::writebacks 36057.882399 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.dtb.walker 161.314219 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.itb.walker 260.482704 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.inst 3661.102067 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu0.data 9854.563004 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.dtb.walker 162.816685 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.itb.walker 224.976066 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.inst 2766.895079 # Average occupied blocks per requestor
+system.l2c.tags.occ_blocks::cpu1.data 11463.010480 # Average occupied blocks per requestor
+system.l2c.tags.occ_percent::writebacks 0.550200 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.dtb.walker 0.002461 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.itb.walker 0.003975 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.inst 0.055864 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu0.data 0.150369 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.dtb.walker 0.002484 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.itb.walker 0.003433 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.inst 0.042219 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::cpu1.data 0.174912 # Average percentage of cache occupancy
+system.l2c.tags.occ_percent::total 0.985917 # Average percentage of cache occupancy
+system.l2c.tags.occ_task_id_blocks::1023 446 # Occupied blocks per task id
+system.l2c.tags.occ_task_id_blocks::1024 61344 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::0 2 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::1 4 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::2 5 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1023::4 435 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::0 47 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::1 314 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::2 2192 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::3 4810 # Occupied blocks per task id
+system.l2c.tags.age_task_id_blocks_1024::4 53981 # Occupied blocks per task id
+system.l2c.tags.occ_task_id_percent::1023 0.006805 # Percentage of cache occupancy per task id
+system.l2c.tags.occ_task_id_percent::1024 0.936035 # Percentage of cache occupancy per task id
+system.l2c.tags.tag_accesses 284052655 # Number of tag accesses
+system.l2c.tags.data_accesses 284052655 # Number of data accesses
+system.l2c.ReadReq_hits::cpu0.dtb.walker 278747 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.itb.walker 141162 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.inst 7094152 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu0.data 3728500 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.dtb.walker 275483 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.itb.walker 137718 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.inst 7094701 # number of ReadReq hits
+system.l2c.ReadReq_hits::cpu1.data 3721109 # number of ReadReq hits
+system.l2c.ReadReq_hits::total 22471572 # number of ReadReq hits
+system.l2c.Writeback_hits::writebacks 7859784 # number of Writeback hits
+system.l2c.Writeback_hits::total 7859784 # number of Writeback hits
+system.l2c.UpgradeReq_hits::cpu0.data 6010 # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::cpu1.data 5720 # number of UpgradeReq hits
+system.l2c.UpgradeReq_hits::total 11730 # number of UpgradeReq hits
+system.l2c.ReadExReq_hits::cpu0.data 752229 # number of ReadExReq hits
+system.l2c.ReadExReq_hits::cpu1.data 739129 # number of ReadExReq hits
+system.l2c.ReadExReq_hits::total 1491358 # number of ReadExReq hits
+system.l2c.demand_hits::cpu0.dtb.walker 278747 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.itb.walker 141162 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.inst 7094152 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu0.data 4480729 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.dtb.walker 275483 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.itb.walker 137718 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.inst 7094701 # number of demand (read+write) hits
+system.l2c.demand_hits::cpu1.data 4460238 # number of demand (read+write) hits
+system.l2c.demand_hits::total 23962930 # number of demand (read+write) hits
+system.l2c.overall_hits::cpu0.dtb.walker 278747 # number of overall hits
+system.l2c.overall_hits::cpu0.itb.walker 141162 # number of overall hits
+system.l2c.overall_hits::cpu0.inst 7094152 # number of overall hits
+system.l2c.overall_hits::cpu0.data 4480729 # number of overall hits
+system.l2c.overall_hits::cpu1.dtb.walker 275483 # number of overall hits
+system.l2c.overall_hits::cpu1.itb.walker 137718 # number of overall hits
+system.l2c.overall_hits::cpu1.inst 7094701 # number of overall hits
+system.l2c.overall_hits::cpu1.data 4460238 # number of overall hits
+system.l2c.overall_hits::total 23962930 # number of overall hits
+system.l2c.ReadReq_misses::cpu0.dtb.walker 5258 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.itb.walker 7768 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.inst 44771 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu0.data 202781 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.dtb.walker 5266 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.itb.walker 7483 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.inst 32156 # number of ReadReq misses
+system.l2c.ReadReq_misses::cpu1.data 190554 # number of ReadReq misses
+system.l2c.ReadReq_misses::total 496037 # number of ReadReq misses
+system.l2c.UpgradeReq_misses::cpu0.data 20061 # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::cpu1.data 19420 # number of UpgradeReq misses
+system.l2c.UpgradeReq_misses::total 39481 # number of UpgradeReq misses
+system.l2c.SCUpgradeReq_misses::cpu1.data 1 # number of SCUpgradeReq misses
+system.l2c.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses
+system.l2c.ReadExReq_misses::cpu0.data 517033 # number of ReadExReq misses
+system.l2c.ReadExReq_misses::cpu1.data 508603 # number of ReadExReq misses
+system.l2c.ReadExReq_misses::total 1025636 # number of ReadExReq misses
+system.l2c.demand_misses::cpu0.dtb.walker 5258 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.itb.walker 7768 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.inst 44771 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu0.data 719814 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.dtb.walker 5266 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.itb.walker 7483 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.inst 32156 # number of demand (read+write) misses
+system.l2c.demand_misses::cpu1.data 699157 # number of demand (read+write) misses
+system.l2c.demand_misses::total 1521673 # number of demand (read+write) misses
+system.l2c.overall_misses::cpu0.dtb.walker 5258 # number of overall misses
+system.l2c.overall_misses::cpu0.itb.walker 7768 # number of overall misses
+system.l2c.overall_misses::cpu0.inst 44771 # number of overall misses
+system.l2c.overall_misses::cpu0.data 719814 # number of overall misses
+system.l2c.overall_misses::cpu1.dtb.walker 5266 # number of overall misses
+system.l2c.overall_misses::cpu1.itb.walker 7483 # number of overall misses
+system.l2c.overall_misses::cpu1.inst 32156 # number of overall misses
+system.l2c.overall_misses::cpu1.data 699157 # number of overall misses
+system.l2c.overall_misses::total 1521673 # number of overall misses
+system.l2c.ReadReq_accesses::cpu0.dtb.walker 284005 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.itb.walker 148930 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.inst 7138923 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu0.data 3931281 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.dtb.walker 280749 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.itb.walker 145201 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.inst 7126857 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::cpu1.data 3911663 # number of ReadReq accesses(hits+misses)
+system.l2c.ReadReq_accesses::total 22967609 # number of ReadReq accesses(hits+misses)
+system.l2c.Writeback_accesses::writebacks 7859784 # number of Writeback accesses(hits+misses)
+system.l2c.Writeback_accesses::total 7859784 # number of Writeback accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu0.data 26071 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::cpu1.data 25140 # number of UpgradeReq accesses(hits+misses)
+system.l2c.UpgradeReq_accesses::total 51211 # number of UpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::cpu1.data 1 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.SCUpgradeReq_accesses::total 1 # number of SCUpgradeReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu0.data 1269262 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::cpu1.data 1247732 # number of ReadExReq accesses(hits+misses)
+system.l2c.ReadExReq_accesses::total 2516994 # number of ReadExReq accesses(hits+misses)
+system.l2c.demand_accesses::cpu0.dtb.walker 284005 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.itb.walker 148930 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.inst 7138923 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu0.data 5200543 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.dtb.walker 280749 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.itb.walker 145201 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.inst 7126857 # number of demand (read+write) accesses
+system.l2c.demand_accesses::cpu1.data 5159395 # number of demand (read+write) accesses
+system.l2c.demand_accesses::total 25484603 # number of demand (read+write) accesses
+system.l2c.overall_accesses::cpu0.dtb.walker 284005 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.itb.walker 148930 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.inst 7138923 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu0.data 5200543 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.dtb.walker 280749 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.itb.walker 145201 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.inst 7126857 # number of overall (read+write) accesses
+system.l2c.overall_accesses::cpu1.data 5159395 # number of overall (read+write) accesses
+system.l2c.overall_accesses::total 25484603 # number of overall (read+write) accesses
+system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.018514 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.052159 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.inst 0.006271 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu0.data 0.051581 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.018757 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.051535 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.inst 0.004512 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::cpu1.data 0.048714 # miss rate for ReadReq accesses
+system.l2c.ReadReq_miss_rate::total 0.021597 # miss rate for ReadReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu0.data 0.769476 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::cpu1.data 0.772474 # miss rate for UpgradeReq accesses
+system.l2c.UpgradeReq_miss_rate::total 0.770948 # miss rate for UpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeReq accesses
+system.l2c.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses
+system.l2c.ReadExReq_miss_rate::cpu0.data 0.407349 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::cpu1.data 0.407622 # miss rate for ReadExReq accesses
+system.l2c.ReadExReq_miss_rate::total 0.407484 # miss rate for ReadExReq accesses
+system.l2c.demand_miss_rate::cpu0.dtb.walker 0.018514 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.itb.walker 0.052159 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.inst 0.006271 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu0.data 0.138411 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.dtb.walker 0.018757 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.itb.walker 0.051535 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.inst 0.004512 # miss rate for demand accesses
+system.l2c.demand_miss_rate::cpu1.data 0.135511 # miss rate for demand accesses
+system.l2c.demand_miss_rate::total 0.059710 # miss rate for demand accesses
+system.l2c.overall_miss_rate::cpu0.dtb.walker 0.018514 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.itb.walker 0.052159 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.inst 0.006271 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu0.data 0.138411 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.dtb.walker 0.018757 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.itb.walker 0.051535 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.inst 0.004512 # miss rate for overall accesses
+system.l2c.overall_miss_rate::cpu1.data 0.135511 # miss rate for overall accesses
+system.l2c.overall_miss_rate::total 0.059710 # miss rate for overall accesses
+system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
+system.l2c.blocked::no_targets 0 # number of cycles access was blocked
+system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.l2c.fast_writes 0 # number of fast writes performed
+system.l2c.cache_copies 0 # number of cache copies performed
+system.l2c.writebacks::writebacks 1031059 # number of writebacks
+system.l2c.writebacks::total 1031059 # number of writebacks
+system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
+system.realview.ethernet.txBytes 966 # Bytes Transmitted
+system.realview.ethernet.txPackets 3 # Number of Packets Transmitted
+system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device
+system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device
+system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device
+system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
+system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
+system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
+system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
+system.realview.ethernet.totBandwidth 151 # Total Bandwidth (bits/s)
+system.realview.ethernet.totPackets 3 # Total Packets
+system.realview.ethernet.totBytes 966 # Total Bytes
+system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s)
+system.realview.ethernet.txBandwidth 151 # Transmit Bandwidth (bits/s)
+system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s)
+system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU
+system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post
+system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR
+system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
+system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post
+system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
+system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
+system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post
+system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR
+system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
+system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post
+system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
+system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
+system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post
+system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR
+system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
+system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post
+system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
+system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
+system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post
+system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
+system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
+system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post
+system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
+system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post
+system.realview.ethernet.postedInterrupts 18 # number of posts to CPU
+system.realview.ethernet.droppedPackets 0 # number of packets dropped
+system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD).
+system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD).
+system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD).
+system.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes.
+system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes.
+system.cf0.dma_write_txs 1669 # Number of DMA write transactions.
+system.toL2Bus.trans_dist::ReadReq 23429115 # Transaction distribution
+system.toL2Bus.trans_dist::ReadResp 23429115 # Transaction distribution
+system.toL2Bus.trans_dist::WriteReq 33712 # Transaction distribution
+system.toL2Bus.trans_dist::WriteResp 33712 # Transaction distribution
+system.toL2Bus.trans_dist::Writeback 7859784 # Transaction distribution
+system.toL2Bus.trans_dist::WriteInvalidateReq 1583055 # Transaction distribution
+system.toL2Bus.trans_dist::WriteInvalidateResp 1583055 # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeReq 51211 # Transaction distribution
+system.toL2Bus.trans_dist::SCUpgradeReq 1 # Transaction distribution
+system.toL2Bus.trans_dist::UpgradeResp 51212 # Transaction distribution
+system.toL2Bus.trans_dist::ReadExReq 2516994 # Transaction distribution
+system.toL2Bus.trans_dist::ReadExResp 2516994 # Transaction distribution
+system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 28617810 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 31982832 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 830190 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 1657128 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_count::total 63087960 # Packet count per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 913182420 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 1267567716 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 3320760 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 6628512 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.pkt_size::total 2190699408 # Cumulative packet size per connected master and slave (bytes)
+system.toL2Bus.snoops 116124 # Total snoops (count)
+system.toL2Bus.snoop_fanout::samples 35478945 # Request fanout histogram
+system.toL2Bus.snoop_fanout::mean 5.003256 # Request fanout histogram
+system.toL2Bus.snoop_fanout::stdev 0.056968 # Request fanout histogram
+system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::5 35363428 99.67% 99.67% # Request fanout histogram
+system.toL2Bus.snoop_fanout::6 115517 0.33% 100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
+system.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
+system.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram
+system.toL2Bus.snoop_fanout::total 35478945 # Request fanout histogram
+system.iobus.trans_dist::ReadReq 40295 # Transaction distribution
+system.iobus.trans_dist::ReadResp 40295 # Transaction distribution
+system.iobus.trans_dist::WriteReq 136621 # Transaction distribution
+system.iobus.trans_dist::WriteResp 29957 # Transaction distribution
+system.iobus.trans_dist::WriteInvalidateResp 106664 # Transaction distribution
+system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47916 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.bridge.master::total 122798 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230954 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ide.dma::total 230954 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_count::total 353832 # Packet count per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47936 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.bridge.master::total 155928 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334248 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ide.dma::total 7334248 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes)
+system.iobus.pkt_size::total 7492262 # Cumulative packet size per connected master and slave (bytes)
+system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu0.dtb.inst_hits 0 # ITB inst hits
+system.cpu0.dtb.inst_misses 0 # ITB inst misses
+system.cpu0.dtb.read_hits 91814340 # DTB read hits
+system.cpu0.dtb.read_misses 108240 # DTB read misses
+system.cpu0.dtb.write_hits 84018556 # DTB write hits
+system.cpu0.dtb.write_misses 37258 # DTB write misses
+system.cpu0.dtb.flush_tlb 51122 # Number of times complete TLB was flushed
+system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.dtb.flush_tlb_mva_asid 25424 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.dtb.flush_tlb_asid 574 # Number of times TLB was flushed by ASID
+system.cpu0.dtb.flush_entries 56720 # Number of entries that have been flushed from TLB
+system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.dtb.prefetch_faults 4774 # Number of TLB faults due to prefetch
+system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.dtb.perms_faults 10954 # Number of TLB faults due to permissions restrictions
+system.cpu0.dtb.read_accesses 91922580 # DTB read accesses
+system.cpu0.dtb.write_accesses 84055814 # DTB write accesses
+system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu0.dtb.hits 175832896 # DTB hits
+system.cpu0.dtb.misses 145498 # DTB misses
+system.cpu0.dtb.accesses 175978394 # DTB accesses
+system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu0.itb.inst_hits 492376635 # ITB inst hits
+system.cpu0.itb.inst_misses 70812 # ITB inst misses
+system.cpu0.itb.read_hits 0 # DTB read hits
+system.cpu0.itb.read_misses 0 # DTB read misses
+system.cpu0.itb.write_hits 0 # DTB write hits
+system.cpu0.itb.write_misses 0 # DTB write misses
+system.cpu0.itb.flush_tlb 51122 # Number of times complete TLB was flushed
+system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu0.itb.flush_tlb_mva_asid 25424 # Number of times TLB was flushed by MVA & ASID
+system.cpu0.itb.flush_tlb_asid 574 # Number of times TLB was flushed by ASID
+system.cpu0.itb.flush_entries 40507 # Number of entries that have been flushed from TLB
+system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu0.itb.read_accesses 0 # DTB read accesses
+system.cpu0.itb.write_accesses 0 # DTB write accesses
+system.cpu0.itb.inst_accesses 492447447 # ITB inst accesses
+system.cpu0.itb.hits 492376635 # DTB hits
+system.cpu0.itb.misses 70812 # DTB misses
+system.cpu0.itb.accesses 492447447 # DTB accesses
+system.cpu0.numCycles 98037034508 # number of cpu cycles simulated
+system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu0.committedInsts 492157902 # Number of instructions committed
+system.cpu0.committedOps 578109926 # Number of ops (including micro ops) committed
+system.cpu0.num_int_alu_accesses 529630902 # Number of integer alu accesses
+system.cpu0.num_fp_alu_accesses 450855 # Number of float alu accesses
+system.cpu0.num_func_calls 28493711 # number of times a function call or return occured
+system.cpu0.num_conditional_control_insts 76041471 # number of instructions that are conditional controls
+system.cpu0.num_int_insts 529630902 # number of integer instructions
+system.cpu0.num_fp_insts 450855 # number of float instructions
+system.cpu0.num_int_register_reads 782881083 # number of times the integer registers were read
+system.cpu0.num_int_register_writes 420743584 # number of times the integer registers were written
+system.cpu0.num_fp_register_reads 732582 # number of times the floating registers were read
+system.cpu0.num_fp_register_writes 369632 # number of times the floating registers were written
+system.cpu0.num_cc_register_reads 132702849 # number of times the CC registers were read
+system.cpu0.num_cc_register_writes 132381135 # number of times the CC registers were written
+system.cpu0.num_mem_refs 175956600 # number of memory refs
+system.cpu0.num_load_insts 91908955 # Number of load instructions
+system.cpu0.num_store_insts 84047645 # Number of store instructions
+system.cpu0.num_idle_cycles 96929537952.996140 # Number of idle cycles
+system.cpu0.num_busy_cycles 1107496555.003859 # Number of busy cycles
+system.cpu0.not_idle_fraction 0.011297 # Percentage of non-idle cycles
+system.cpu0.idle_fraction 0.988703 # Percentage of idle cycles
+system.cpu0.Branches 110099418 # Number of branches fetched
+system.cpu0.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction
+system.cpu0.op_class::IntAlu 401202102 69.36% 69.36% # Class of executed instruction
+system.cpu0.op_class::IntMult 1174212 0.20% 69.56% # Class of executed instruction
+system.cpu0.op_class::IntDiv 49936 0.01% 69.57% # Class of executed instruction
+system.cpu0.op_class::FloatAdd 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::FloatCmp 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::FloatCvt 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::FloatMult 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::FloatDiv 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::FloatSqrt 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdAdd 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdAddAcc 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdAlu 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdCmp 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdCvt 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdMisc 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdMult 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdMultAcc 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdShift 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdShiftAcc 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdSqrt 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAdd 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdFloatAlu 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCmp 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdFloatCvt 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdFloatDiv 0 0.00% 69.57% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMisc 53534 0.01% 69.58% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMult 0 0.00% 69.58% # Class of executed instruction
+system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 69.58% # Class of executed instruction
+system.cpu0.op_class::SimdFloatSqrt 0 0.00% 69.58% # Class of executed instruction
+system.cpu0.op_class::MemRead 91908955 15.89% 85.47% # Class of executed instruction
+system.cpu0.op_class::MemWrite 84047645 14.53% 100.00% # Class of executed instruction
+system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
+system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
+system.cpu0.op_class::total 578436384 # Class of executed instruction
+system.cpu0.kern.inst.arm 0 # number of arm instructions executed
+system.cpu0.kern.inst.quiesce 16775 # number of quiesce instructions executed
+system.cpu0.icache.tags.replacements 14265263 # number of replacements
+system.cpu0.icache.tags.tagsinuse 511.984599 # Cycle average of tags in use
+system.cpu0.icache.tags.total_refs 968528346 # Total number of references to valid blocks.
+system.cpu0.icache.tags.sampled_refs 14265775 # Sample count of references to valid blocks.
+system.cpu0.icache.tags.avg_refs 67.891744 # Average number of references to valid blocks.
+system.cpu0.icache.tags.warmup_cycle 6061930000 # Cycle when the warmup percentage was hit.
+system.cpu0.icache.tags.occ_blocks::cpu0.inst 268.596875 # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_blocks::cpu1.inst 243.387725 # Average occupied blocks per requestor
+system.cpu0.icache.tags.occ_percent::cpu0.inst 0.524603 # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::cpu1.inst 0.475367 # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_percent::total 0.999970 # Average percentage of cache occupancy
+system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::0 184 # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::1 239 # Occupied blocks per task id
+system.cpu0.icache.tags.age_task_id_blocks_1024::2 89 # Occupied blocks per task id
+system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu0.icache.tags.tag_accesses 997059906 # Number of tag accesses
+system.cpu0.icache.tags.data_accesses 997059906 # Number of data accesses
+system.cpu0.icache.ReadReq_hits::cpu0.inst 485302312 # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::cpu1.inst 483226034 # number of ReadReq hits
+system.cpu0.icache.ReadReq_hits::total 968528346 # number of ReadReq hits
+system.cpu0.icache.demand_hits::cpu0.inst 485302312 # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::cpu1.inst 483226034 # number of demand (read+write) hits
+system.cpu0.icache.demand_hits::total 968528346 # number of demand (read+write) hits
+system.cpu0.icache.overall_hits::cpu0.inst 485302312 # number of overall hits
+system.cpu0.icache.overall_hits::cpu1.inst 483226034 # number of overall hits
+system.cpu0.icache.overall_hits::total 968528346 # number of overall hits
+system.cpu0.icache.ReadReq_misses::cpu0.inst 7138923 # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::cpu1.inst 7126857 # number of ReadReq misses
+system.cpu0.icache.ReadReq_misses::total 14265780 # number of ReadReq misses
+system.cpu0.icache.demand_misses::cpu0.inst 7138923 # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::cpu1.inst 7126857 # number of demand (read+write) misses
+system.cpu0.icache.demand_misses::total 14265780 # number of demand (read+write) misses
+system.cpu0.icache.overall_misses::cpu0.inst 7138923 # number of overall misses
+system.cpu0.icache.overall_misses::cpu1.inst 7126857 # number of overall misses
+system.cpu0.icache.overall_misses::total 14265780 # number of overall misses
+system.cpu0.icache.ReadReq_accesses::cpu0.inst 492441235 # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::cpu1.inst 490352891 # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.ReadReq_accesses::total 982794126 # number of ReadReq accesses(hits+misses)
+system.cpu0.icache.demand_accesses::cpu0.inst 492441235 # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::cpu1.inst 490352891 # number of demand (read+write) accesses
+system.cpu0.icache.demand_accesses::total 982794126 # number of demand (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu0.inst 492441235 # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::cpu1.inst 490352891 # number of overall (read+write) accesses
+system.cpu0.icache.overall_accesses::total 982794126 # number of overall (read+write) accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.014497 # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.014534 # miss rate for ReadReq accesses
+system.cpu0.icache.ReadReq_miss_rate::total 0.014516 # miss rate for ReadReq accesses
+system.cpu0.icache.demand_miss_rate::cpu0.inst 0.014497 # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::cpu1.inst 0.014534 # miss rate for demand accesses
+system.cpu0.icache.demand_miss_rate::total 0.014516 # miss rate for demand accesses
+system.cpu0.icache.overall_miss_rate::cpu0.inst 0.014497 # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::cpu1.inst 0.014534 # miss rate for overall accesses
+system.cpu0.icache.overall_miss_rate::total 0.014516 # miss rate for overall accesses
+system.cpu0.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu0.icache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu0.icache.fast_writes 0 # number of fast writes performed
+system.cpu0.icache.cache_copies 0 # number of cache copies performed
+system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu0.dcache.tags.replacements 11606183 # number of replacements
+system.cpu0.dcache.tags.tagsinuse 511.999719 # Cycle average of tags in use
+system.cpu0.dcache.tags.total_refs 339855525 # Total number of references to valid blocks.
+system.cpu0.dcache.tags.sampled_refs 11606695 # Sample count of references to valid blocks.
+system.cpu0.dcache.tags.avg_refs 29.280990 # Average number of references to valid blocks.
+system.cpu0.dcache.tags.warmup_cycle 33050500 # Cycle when the warmup percentage was hit.
+system.cpu0.dcache.tags.occ_blocks::cpu0.data 263.642084 # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_blocks::cpu1.data 248.357636 # Average occupied blocks per requestor
+system.cpu0.dcache.tags.occ_percent::cpu0.data 0.514926 # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::cpu1.data 0.485074 # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_percent::total 0.999999 # Average percentage of cache occupancy
+system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::0 199 # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::1 297 # Occupied blocks per task id
+system.cpu0.dcache.tags.age_task_id_blocks_1024::2 16 # Occupied blocks per task id
+system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
+system.cpu0.dcache.tags.tag_accesses 1417455640 # Number of tag accesses
+system.cpu0.dcache.tags.data_accesses 1417455640 # Number of data accesses
+system.cpu0.dcache.ReadReq_hits::cpu0.data 85601256 # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::cpu1.data 85509652 # number of ReadReq hits
+system.cpu0.dcache.ReadReq_hits::total 171110908 # number of ReadReq hits
+system.cpu0.dcache.WriteReq_hits::cpu0.data 79544795 # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::cpu1.data 79528789 # number of WriteReq hits
+system.cpu0.dcache.WriteReq_hits::total 159073584 # number of WriteReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu0.data 209342 # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::cpu1.data 214988 # number of SoftPFReq hits
+system.cpu0.dcache.SoftPFReq_hits::total 424330 # number of SoftPFReq hits
+system.cpu0.dcache.WriteInvalidateReq_hits::cpu0.data 905782 # number of WriteInvalidateReq hits
+system.cpu0.dcache.WriteInvalidateReq_hits::cpu1.data 677273 # number of WriteInvalidateReq hits
+system.cpu0.dcache.WriteInvalidateReq_hits::total 1583055 # number of WriteInvalidateReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 2149143 # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 2154415 # number of LoadLockedReq hits
+system.cpu0.dcache.LoadLockedReq_hits::total 4303558 # number of LoadLockedReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu0.data 2275069 # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::cpu1.data 2280579 # number of StoreCondReq hits
+system.cpu0.dcache.StoreCondReq_hits::total 4555648 # number of StoreCondReq hits
+system.cpu0.dcache.demand_hits::cpu0.data 165146051 # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::cpu1.data 165038441 # number of demand (read+write) hits
+system.cpu0.dcache.demand_hits::total 330184492 # number of demand (read+write) hits
+system.cpu0.dcache.overall_hits::cpu0.data 165355393 # number of overall hits
+system.cpu0.dcache.overall_hits::cpu1.data 165253429 # number of overall hits
+system.cpu0.dcache.overall_hits::total 330608822 # number of overall hits
+system.cpu0.dcache.ReadReq_misses::cpu0.data 3016346 # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::cpu1.data 2986822 # number of ReadReq misses
+system.cpu0.dcache.ReadReq_misses::total 6003168 # number of ReadReq misses
+system.cpu0.dcache.WriteReq_misses::cpu0.data 1295333 # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::cpu1.data 1272872 # number of WriteReq misses
+system.cpu0.dcache.WriteReq_misses::total 2568205 # number of WriteReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu0.data 788110 # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::cpu1.data 797772 # number of SoftPFReq misses
+system.cpu0.dcache.SoftPFReq_misses::total 1585882 # number of SoftPFReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 126825 # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 127069 # number of LoadLockedReq misses
+system.cpu0.dcache.LoadLockedReq_misses::total 253894 # number of LoadLockedReq misses
+system.cpu0.dcache.StoreCondReq_misses::cpu1.data 1 # number of StoreCondReq misses
+system.cpu0.dcache.StoreCondReq_misses::total 1 # number of StoreCondReq misses
+system.cpu0.dcache.demand_misses::cpu0.data 4311679 # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::cpu1.data 4259694 # number of demand (read+write) misses
+system.cpu0.dcache.demand_misses::total 8571373 # number of demand (read+write) misses
+system.cpu0.dcache.overall_misses::cpu0.data 5099789 # number of overall misses
+system.cpu0.dcache.overall_misses::cpu1.data 5057466 # number of overall misses
+system.cpu0.dcache.overall_misses::total 10157255 # number of overall misses
+system.cpu0.dcache.ReadReq_accesses::cpu0.data 88617602 # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::cpu1.data 88496474 # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.ReadReq_accesses::total 177114076 # number of ReadReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu0.data 80840128 # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::cpu1.data 80801661 # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.WriteReq_accesses::total 161641789 # number of WriteReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 997452 # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::cpu1.data 1012760 # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.SoftPFReq_accesses::total 2010212 # number of SoftPFReq accesses(hits+misses)
+system.cpu0.dcache.WriteInvalidateReq_accesses::cpu0.data 905782 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu0.dcache.WriteInvalidateReq_accesses::cpu1.data 677273 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu0.dcache.WriteInvalidateReq_accesses::total 1583055 # number of WriteInvalidateReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 2275968 # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 2281484 # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.LoadLockedReq_accesses::total 4557452 # number of LoadLockedReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 2275069 # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 2280580 # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.StoreCondReq_accesses::total 4555649 # number of StoreCondReq accesses(hits+misses)
+system.cpu0.dcache.demand_accesses::cpu0.data 169457730 # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::cpu1.data 169298135 # number of demand (read+write) accesses
+system.cpu0.dcache.demand_accesses::total 338755865 # number of demand (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu0.data 170455182 # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::cpu1.data 170310895 # number of overall (read+write) accesses
+system.cpu0.dcache.overall_accesses::total 340766077 # number of overall (read+write) accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.034038 # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.033751 # miss rate for ReadReq accesses
+system.cpu0.dcache.ReadReq_miss_rate::total 0.033894 # miss rate for ReadReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.016023 # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.015753 # miss rate for WriteReq accesses
+system.cpu0.dcache.WriteReq_miss_rate::total 0.015888 # miss rate for WriteReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.790123 # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data 0.787721 # miss rate for SoftPFReq accesses
+system.cpu0.dcache.SoftPFReq_miss_rate::total 0.788913 # miss rate for SoftPFReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.055724 # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.055696 # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.055710 # miss rate for LoadLockedReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data 0.000000 # miss rate for StoreCondReq accesses
+system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000000 # miss rate for StoreCondReq accesses
+system.cpu0.dcache.demand_miss_rate::cpu0.data 0.025444 # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::cpu1.data 0.025161 # miss rate for demand accesses
+system.cpu0.dcache.demand_miss_rate::total 0.025303 # miss rate for demand accesses
+system.cpu0.dcache.overall_miss_rate::cpu0.data 0.029919 # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::cpu1.data 0.029695 # miss rate for overall accesses
+system.cpu0.dcache.overall_miss_rate::total 0.029807 # miss rate for overall accesses
+system.cpu0.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.cpu0.dcache.fast_writes 1583055 # number of fast writes performed
+system.cpu0.dcache.cache_copies 0 # number of cache copies performed
+system.cpu0.dcache.writebacks::writebacks 7859784 # number of writebacks
+system.cpu0.dcache.writebacks::total 7859784 # number of writebacks
+system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
+system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu1.dtb.inst_hits 0 # ITB inst hits
+system.cpu1.dtb.inst_misses 0 # ITB inst misses
+system.cpu1.dtb.read_hits 91711295 # DTB read hits
+system.cpu1.dtb.read_misses 106129 # DTB read misses
+system.cpu1.dtb.write_hits 83753398 # DTB write hits
+system.cpu1.dtb.write_misses 37024 # DTB write misses
+system.cpu1.dtb.flush_tlb 51111 # Number of times complete TLB was flushed
+system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.dtb.flush_tlb_mva_asid 24347 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.dtb.flush_tlb_asid 565 # Number of times TLB was flushed by ASID
+system.cpu1.dtb.flush_entries 56316 # Number of entries that have been flushed from TLB
+system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.dtb.prefetch_faults 4760 # Number of TLB faults due to prefetch
+system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.dtb.perms_faults 10697 # Number of TLB faults due to permissions restrictions
+system.cpu1.dtb.read_accesses 91817424 # DTB read accesses
+system.cpu1.dtb.write_accesses 83790422 # DTB write accesses
+system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
+system.cpu1.dtb.hits 175464693 # DTB hits
+system.cpu1.dtb.misses 143153 # DTB misses
+system.cpu1.dtb.accesses 175607846 # DTB accesses
+system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
+system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
+system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
+system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
+system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
+system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
+system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
+system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
+system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
+system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
+system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits
+system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses
+system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
+system.cpu1.itb.inst_hits 490289476 # ITB inst hits
+system.cpu1.itb.inst_misses 69341 # ITB inst misses
+system.cpu1.itb.read_hits 0 # DTB read hits
+system.cpu1.itb.read_misses 0 # DTB read misses
+system.cpu1.itb.write_hits 0 # DTB write hits
+system.cpu1.itb.write_misses 0 # DTB write misses
+system.cpu1.itb.flush_tlb 51111 # Number of times complete TLB was flushed
+system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
+system.cpu1.itb.flush_tlb_mva_asid 24347 # Number of times TLB was flushed by MVA & ASID
+system.cpu1.itb.flush_tlb_asid 565 # Number of times TLB was flushed by ASID
+system.cpu1.itb.flush_entries 40524 # Number of entries that have been flushed from TLB
+system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
+system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
+system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
+system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
+system.cpu1.itb.read_accesses 0 # DTB read accesses
+system.cpu1.itb.write_accesses 0 # DTB write accesses
+system.cpu1.itb.inst_accesses 490358817 # ITB inst accesses
+system.cpu1.itb.hits 490289476 # DTB hits
+system.cpu1.itb.misses 69341 # DTB misses
+system.cpu1.itb.accesses 490358817 # DTB accesses
+system.cpu1.numCycles 97462079825 # number of cpu cycles simulated
+system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
+system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
+system.cpu1.committedInsts 490044523 # Number of instructions committed
+system.cpu1.committedOps 576190228 # Number of ops (including micro ops) committed
+system.cpu1.num_int_alu_accesses 528250346 # Number of integer alu accesses
+system.cpu1.num_fp_alu_accesses 430494 # Number of float alu accesses
+system.cpu1.num_func_calls 28340448 # number of times a function call or return occured
+system.cpu1.num_conditional_control_insts 75582064 # number of instructions that are conditional controls
+system.cpu1.num_int_insts 528250346 # number of integer instructions
+system.cpu1.num_fp_insts 430494 # number of float instructions
+system.cpu1.num_int_register_reads 777877517 # number of times the integer registers were read
+system.cpu1.num_int_register_writes 419772646 # number of times the integer registers were written
+system.cpu1.num_fp_register_reads 687185 # number of times the floating registers were read
+system.cpu1.num_fp_register_writes 378928 # number of times the floating registers were written
+system.cpu1.num_cc_register_reads 131315601 # number of times the CC registers were read
+system.cpu1.num_cc_register_writes 131059540 # number of times the CC registers were written
+system.cpu1.num_mem_refs 175582943 # number of memory refs
+system.cpu1.num_load_insts 91803462 # Number of load instructions
+system.cpu1.num_store_insts 83779481 # Number of store instructions
+system.cpu1.num_idle_cycles 96357524268.359177 # Number of idle cycles
+system.cpu1.num_busy_cycles 1104555556.640824 # Number of busy cycles
+system.cpu1.not_idle_fraction 0.011333 # Percentage of non-idle cycles
+system.cpu1.idle_fraction 0.988667 # Percentage of idle cycles
+system.cpu1.Branches 109434059 # Number of branches fetched
+system.cpu1.op_class::No_OpClass 1 0.00% 0.00% # Class of executed instruction
+system.cpu1.op_class::IntAlu 399630543 69.32% 69.32% # Class of executed instruction
+system.cpu1.op_class::IntMult 1180172 0.20% 69.53% # Class of executed instruction
+system.cpu1.op_class::IntDiv 50607 0.01% 69.53% # Class of executed instruction
+system.cpu1.op_class::FloatAdd 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::FloatCmp 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::FloatCvt 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::FloatMult 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::FloatDiv 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::FloatSqrt 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdAdd 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdAddAcc 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdAlu 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdCmp 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdCvt 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdMisc 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdMult 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdMultAcc 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdShift 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdShiftAcc 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdSqrt 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAdd 8 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdFloatAlu 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCmp 13 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdFloatCvt 21 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdFloatDiv 0 0.00% 69.53% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMisc 54288 0.01% 69.54% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMult 0 0.00% 69.54% # Class of executed instruction
+system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 69.54% # Class of executed instruction
+system.cpu1.op_class::SimdFloatSqrt 0 0.00% 69.54% # Class of executed instruction
+system.cpu1.op_class::MemRead 91803462 15.92% 85.47% # Class of executed instruction
+system.cpu1.op_class::MemWrite 83779481 14.53% 100.00% # Class of executed instruction
+system.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
+system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
+system.cpu1.op_class::total 576498596 # Class of executed instruction
+system.cpu1.kern.inst.arm 0 # number of arm instructions executed
+system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed
+system.iocache.tags.replacements 115459 # number of replacements
+system.iocache.tags.tagsinuse 10.407111 # Cycle average of tags in use
+system.iocache.tags.total_refs 3 # Total number of references to valid blocks.
+system.iocache.tags.sampled_refs 115475 # Sample count of references to valid blocks.
+system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks.
+system.iocache.tags.warmup_cycle 13082113302009 # Cycle when the warmup percentage was hit.
+system.iocache.tags.occ_blocks::realview.ethernet 3.554597 # Average occupied blocks per requestor
+system.iocache.tags.occ_blocks::realview.ide 6.852514 # Average occupied blocks per requestor
+system.iocache.tags.occ_percent::realview.ethernet 0.222162 # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::realview.ide 0.428282 # Average percentage of cache occupancy
+system.iocache.tags.occ_percent::total 0.650444 # Average percentage of cache occupancy
+system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
+system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id
+system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
+system.iocache.tags.tag_accesses 1039650 # Number of tag accesses
+system.iocache.tags.data_accesses 1039650 # Number of data accesses
+system.iocache.WriteInvalidateReq_hits::realview.ide 106664 # number of WriteInvalidateReq hits
+system.iocache.WriteInvalidateReq_hits::total 106664 # number of WriteInvalidateReq hits
+system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses
+system.iocache.ReadReq_misses::realview.ide 8813 # number of ReadReq misses
+system.iocache.ReadReq_misses::total 8850 # number of ReadReq misses
+system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses
+system.iocache.WriteReq_misses::total 3 # number of WriteReq misses
+system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses
+system.iocache.demand_misses::realview.ide 8813 # number of demand (read+write) misses
+system.iocache.demand_misses::total 8853 # number of demand (read+write) misses
+system.iocache.overall_misses::realview.ethernet 40 # number of overall misses
+system.iocache.overall_misses::realview.ide 8813 # number of overall misses
+system.iocache.overall_misses::total 8853 # number of overall misses
+system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::realview.ide 8813 # number of ReadReq accesses(hits+misses)
+system.iocache.ReadReq_accesses::total 8850 # number of ReadReq accesses(hits+misses)
+system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses)
+system.iocache.WriteInvalidateReq_accesses::realview.ide 106664 # number of WriteInvalidateReq accesses(hits+misses)
+system.iocache.WriteInvalidateReq_accesses::total 106664 # number of WriteInvalidateReq accesses(hits+misses)
+system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses
+system.iocache.demand_accesses::realview.ide 8813 # number of demand (read+write) accesses
+system.iocache.demand_accesses::total 8853 # number of demand (read+write) accesses
+system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses
+system.iocache.overall_accesses::realview.ide 8813 # number of overall (read+write) accesses
+system.iocache.overall_accesses::total 8853 # number of overall (read+write) accesses
+system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses
+system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
+system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses
+system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
+system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses
+system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
+system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses
+system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
+system.iocache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
+system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
+system.iocache.blocked::no_mshrs 0 # number of cycles access was blocked
+system.iocache.blocked::no_targets 0 # number of cycles access was blocked
+system.iocache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
+system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
+system.iocache.fast_writes 106664 # number of fast writes performed
+system.iocache.cache_copies 0 # number of cache copies performed
+system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
+
+---------- End Simulation Statistics ----------