diff options
Diffstat (limited to 'tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt')
| -rw-r--r-- | tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt | 464 |
1 files changed, 232 insertions, 232 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt index b5554ceae..1a6e00d22 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000038 # Number of seconds simulated -sim_ticks 37623000 # Number of ticks simulated -final_tick 37623000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 37552000 # Number of ticks simulated +final_tick 37552000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 152308 # Simulator instruction rate (inst/s) -host_op_rate 152258 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 894784408 # Simulator tick rate (ticks/s) -host_mem_usage 293572 # Number of bytes of host memory used -host_seconds 0.04 # Real time elapsed on the host +host_inst_rate 72134 # Simulator instruction rate (inst/s) +host_op_rate 72118 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 423067865 # Simulator tick rate (ticks/s) +host_mem_usage 288748 # Number of bytes of host memory used +host_seconds 0.09 # Real time elapsed on the host sim_insts 6400 # Number of instructions simulated sim_ops 6400 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -21,14 +21,14 @@ system.physmem.bytes_inst_read::total 23296 # Nu system.physmem.num_reads::cpu.inst 364 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 169 # Number of read requests responded to by this memory system.physmem.num_reads::total 533 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 619195705 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 287483720 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 906679425 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 619195705 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 619195705 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 619195705 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 287483720 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 906679425 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 620366425 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 288027269 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 908393694 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 620366425 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 620366425 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 620366425 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 288027269 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 908393694 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 533 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 533 # Number of DRAM read bursts, including those serviced by the write queue @@ -75,7 +75,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 37518500 # Total gap between requests +system.physmem.totGap 37447500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -188,8 +188,8 @@ system.physmem.wrQLenPdf::62 0 # Wh system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see system.physmem.bytesPerActivate::samples 84 # Bytes accessed per row activation system.physmem.bytesPerActivate::mean 384 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 247.494057 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 333.812732 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 247.290862 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 334.108272 # Bytes accessed per row activation system.physmem.bytesPerActivate::0-127 20 23.81% 23.81% # Bytes accessed per row activation system.physmem.bytesPerActivate::128-255 19 22.62% 46.43% # Bytes accessed per row activation system.physmem.bytesPerActivate::256-383 10 11.90% 58.33% # Bytes accessed per row activation @@ -200,19 +200,19 @@ system.physmem.bytesPerActivate::768-895 3 3.57% 83.33% # By system.physmem.bytesPerActivate::896-1023 6 7.14% 90.48% # Bytes accessed per row activation system.physmem.bytesPerActivate::1024-1151 8 9.52% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::total 84 # Bytes accessed per row activation -system.physmem.totQLat 3336750 # Total ticks spent queuing -system.physmem.totMemAccLat 13330500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totQLat 3307750 # Total ticks spent queuing +system.physmem.totMemAccLat 13301500 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 2665000 # Total ticks spent in databus transfers -system.physmem.avgQLat 6260.32 # Average queueing delay per DRAM burst +system.physmem.avgQLat 6205.91 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 25010.32 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 906.68 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 24955.91 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 908.39 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 906.68 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 908.39 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 7.08 # Data bus utilization in percentage -system.physmem.busUtilRead 7.08 # Data bus utilization in percentage for reads +system.physmem.busUtil 7.10 # Data bus utilization in percentage +system.physmem.busUtilRead 7.10 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes system.physmem.avgRdQLen 1.19 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing @@ -220,7 +220,7 @@ system.physmem.readRowHits 437 # Nu system.physmem.writeRowHits 0 # Number of row buffer hits during writes system.physmem.readRowHitRate 81.99 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 70391.18 # Average gap between requests +system.physmem.avgGap 70257.97 # Average gap between requests system.physmem.pageHitRate 81.99 # Row buffer hit rate, read and write combined system.physmem_0.actEnergy 226800 # Energy for activate commands per rank (pJ) system.physmem_0.preEnergy 123750 # Energy for precharge commands per rank (pJ) @@ -231,32 +231,32 @@ system.physmem_0.actBackEnergy 21178350 # En system.physmem_0.preBackEnergy 265500 # Energy for precharge background per rank (pJ) system.physmem_0.totalEnergy 25872240 # Total energy per rank (pJ) system.physmem_0.averagePower 823.825505 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 435750 # Time in different power states +system.physmem_0.memoryStateTime::IDLE 346000 # Time in different power states system.physmem_0.memoryStateTime::REF 1040000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states system.physmem_0.memoryStateTime::ACT 30032750 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states system.physmem_1.actEnergy 347760 # Energy for activate commands per rank (pJ) system.physmem_1.preEnergy 189750 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1544400 # Energy for read commands per rank (pJ) +system.physmem_1.readEnergy 1552200 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) system.physmem_1.refreshEnergy 2034240 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 20558475 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 809250 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 25483875 # Total energy per rank (pJ) -system.physmem_1.averagePower 811.459163 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 1209750 # Time in different power states +system.physmem_1.actBackEnergy 20535390 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 831750 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 25491090 # Total energy per rank (pJ) +system.physmem_1.averagePower 811.591993 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 1333500 # Time in different power states system.physmem_1.memoryStateTime::REF 1040000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 29169000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 29134000 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 1965 # Number of BP lookups -system.cpu.branchPred.condPredicted 1205 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 368 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 1556 # Number of BTB lookups -system.cpu.branchPred.BTBHits 382 # Number of BTB hits +system.cpu.branchPred.lookups 1929 # Number of BP lookups +system.cpu.branchPred.condPredicted 1187 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 360 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 1557 # Number of BTB lookups +system.cpu.branchPred.BTBHits 398 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 24.550129 # BTB Hit Percentage +system.cpu.branchPred.BTBHitPct 25.561978 # BTB Hit Percentage system.cpu.branchPred.usedRAS 224 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 14 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks @@ -264,22 +264,22 @@ system.cpu.dtb.fetch_hits 0 # IT system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 1371 # DTB read hits +system.cpu.dtb.read_hits 1369 # DTB read hits system.cpu.dtb.read_misses 11 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 1382 # DTB read accesses +system.cpu.dtb.read_accesses 1380 # DTB read accesses system.cpu.dtb.write_hits 884 # DTB write hits system.cpu.dtb.write_misses 3 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations system.cpu.dtb.write_accesses 887 # DTB write accesses -system.cpu.dtb.data_hits 2255 # DTB hits +system.cpu.dtb.data_hits 2253 # DTB hits system.cpu.dtb.data_misses 14 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 2269 # DTB accesses -system.cpu.itb.fetch_hits 2639 # ITB hits +system.cpu.dtb.data_accesses 2267 # DTB accesses +system.cpu.itb.fetch_hits 2651 # ITB hits system.cpu.itb.fetch_misses 17 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 2656 # ITB accesses +system.cpu.itb.fetch_accesses 2668 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -293,40 +293,40 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 17 # Number of system calls -system.cpu.numCycles 75246 # number of cpu cycles simulated +system.cpu.numCycles 75104 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 6400 # Number of instructions committed system.cpu.committedOps 6400 # Number of ops (including micro ops) committed -system.cpu.discardedOps 1115 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 1085 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 11.757188 # CPI: cycles per instruction -system.cpu.ipc 0.085054 # IPC: instructions per cycle -system.cpu.tickCycles 12577 # Number of cycles that the object actually ticked -system.cpu.idleCycles 62669 # Total number of cycles that the object has spent stopped +system.cpu.cpi 11.735000 # CPI: cycles per instruction +system.cpu.ipc 0.085215 # IPC: instructions per cycle +system.cpu.tickCycles 12517 # Number of cycles that the object actually ticked +system.cpu.idleCycles 62587 # Total number of cycles that the object has spent stopped system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 103.998872 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 1975 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 103.919220 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 1972 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 169 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 11.686391 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 11.668639 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 103.998872 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.025390 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.025390 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 103.919220 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.025371 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.025371 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 169 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 22 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 147 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.041260 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 4573 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 4573 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 1235 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1235 # number of ReadReq hits +system.cpu.dcache.tags.tag_accesses 4567 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 4567 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 1232 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1232 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 740 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 740 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 1975 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 1975 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 1975 # number of overall hits -system.cpu.dcache.overall_hits::total 1975 # number of overall hits +system.cpu.dcache.demand_hits::cpu.data 1972 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 1972 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 1972 # number of overall hits +system.cpu.dcache.overall_hits::total 1972 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 102 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 102 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 125 # number of WriteReq misses @@ -335,38 +335,38 @@ system.cpu.dcache.demand_misses::cpu.data 227 # n system.cpu.dcache.demand_misses::total 227 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 227 # number of overall misses system.cpu.dcache.overall_misses::total 227 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 8109500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 8109500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 9137500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 9137500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 17247000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 17247000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 17247000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 17247000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1337 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1337 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_miss_latency::cpu.data 8311500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 8311500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 9136500 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 9136500 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 17448000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 17448000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 17448000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 17448000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1334 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1334 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2202 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2202 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2202 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2202 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076290 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.076290 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2199 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2199 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2199 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2199 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076462 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.076462 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.144509 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.144509 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.103088 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.103088 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.103088 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.103088 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 79504.901961 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 79504.901961 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73100 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 73100 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 75977.973568 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 75977.973568 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 75977.973568 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 75977.973568 # average overall miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.103229 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.103229 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.103229 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.103229 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81485.294118 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 81485.294118 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73092 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 73092 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 76863.436123 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 76863.436123 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 76863.436123 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 76863.436123 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -391,82 +391,82 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 169 system.cpu.dcache.demand_mshr_misses::total 169 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 169 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 169 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7616500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 7616500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5372000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 5372000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 12988500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 12988500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 12988500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 12988500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.071803 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.071803 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7818500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 7818500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5371500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 5371500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13190000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 13190000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13190000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 13190000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.071964 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.071964 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.076748 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.076748 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076748 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.076748 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79338.541667 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79338.541667 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73589.041096 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73589.041096 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 76855.029586 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 76855.029586 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 76855.029586 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 76855.029586 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.076853 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.076853 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076853 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.076853 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81442.708333 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81442.708333 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73582.191781 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73582.191781 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78047.337278 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 78047.337278 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78047.337278 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 78047.337278 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 175.991805 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 2274 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 175.811080 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 2286 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 365 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 6.230137 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 6.263014 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 175.991805 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.085933 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.085933 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 175.811080 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.085845 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.085845 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 365 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 105 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 260 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 106 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 259 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.178223 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 5643 # Number of tag accesses -system.cpu.icache.tags.data_accesses 5643 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 2274 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 2274 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 2274 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 2274 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 2274 # number of overall hits -system.cpu.icache.overall_hits::total 2274 # number of overall hits +system.cpu.icache.tags.tag_accesses 5667 # Number of tag accesses +system.cpu.icache.tags.data_accesses 5667 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 2286 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 2286 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 2286 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 2286 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 2286 # number of overall hits +system.cpu.icache.overall_hits::total 2286 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 365 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 365 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 365 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 365 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 365 # number of overall misses system.cpu.icache.overall_misses::total 365 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 28165000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 28165000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 28165000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 28165000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 28165000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 28165000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 2639 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 2639 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 2639 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 2639 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 2639 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 2639 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.138310 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.138310 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.138310 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.138310 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.138310 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.138310 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77164.383562 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 77164.383562 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 77164.383562 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 77164.383562 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 77164.383562 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 77164.383562 # average overall miss latency +system.cpu.icache.ReadReq_miss_latency::cpu.inst 27931500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 27931500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 27931500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 27931500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 27931500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 27931500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 2651 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 2651 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 2651 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 2651 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 2651 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 2651 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.137684 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.137684 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.137684 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.137684 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.137684 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.137684 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76524.657534 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 76524.657534 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 76524.657534 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 76524.657534 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 76524.657534 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 76524.657534 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -481,39 +481,39 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 365 system.cpu.icache.demand_mshr_misses::total 365 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 365 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 365 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 27800000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 27800000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 27800000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 27800000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 27800000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 27800000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.138310 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.138310 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.138310 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.138310 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.138310 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.138310 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76164.383562 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76164.383562 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76164.383562 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 76164.383562 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76164.383562 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 76164.383562 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 27566500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 27566500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 27566500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 27566500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 27566500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 27566500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.137684 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.137684 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.137684 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.137684 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.137684 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.137684 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75524.657534 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75524.657534 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75524.657534 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 75524.657534 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75524.657534 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 75524.657534 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 233.662872 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 233.447652 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 460 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0.002174 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 176.005347 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 57.657524 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005371 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001760 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.007131 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 175.824515 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 57.623137 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005366 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001759 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.007124 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 460 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 121 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 339 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 122 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 338 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.014038 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 4805 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 4805 # Number of data accesses @@ -535,18 +535,18 @@ system.cpu.l2cache.demand_misses::total 533 # nu system.cpu.l2cache.overall_misses::cpu.inst 364 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 169 # number of overall misses system.cpu.l2cache.overall_misses::total 533 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5261500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 5261500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 27241500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 27241500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7471000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 7471000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 27241500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 12732500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 39974000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 27241500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 12732500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 39974000 # number of overall miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5261000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 5261000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 27008000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 27008000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7673000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 7673000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 27008000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 12934000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 39942000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 27008000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 12934000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 39942000 # number of overall miss cycles system.cpu.l2cache.ReadExReq_accesses::cpu.data 73 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 73 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 365 # number of ReadCleanReq accesses(hits+misses) @@ -571,18 +571,18 @@ system.cpu.l2cache.demand_miss_rate::total 0.998127 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.997260 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.998127 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72075.342466 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72075.342466 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 74839.285714 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 74839.285714 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 77822.916667 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 77822.916667 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74839.285714 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75340.236686 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 74998.123827 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74839.285714 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75340.236686 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 74998.123827 # average overall miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72068.493151 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72068.493151 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 74197.802198 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 74197.802198 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 79927.083333 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 79927.083333 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74197.802198 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76532.544379 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 74938.086304 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74197.802198 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76532.544379 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 74938.086304 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -603,18 +603,18 @@ system.cpu.l2cache.demand_mshr_misses::total 533 system.cpu.l2cache.overall_mshr_misses::cpu.inst 364 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 169 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 533 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4531500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4531500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 23601500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 23601500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6511000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 6511000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 23601500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11042500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 34644000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 23601500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11042500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 34644000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4531000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4531000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 23368000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 23368000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6713000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 6713000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 23368000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11244000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 34612000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 23368000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11244000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 34612000 # number of overall MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.997260 # mshr miss rate for ReadCleanReq accesses @@ -627,18 +627,18 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.998127 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.997260 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.998127 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62075.342466 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62075.342466 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64839.285714 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64839.285714 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 67822.916667 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 67822.916667 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64839.285714 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 65340.236686 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64998.123827 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64839.285714 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 65340.236686 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64998.123827 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62068.493151 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62068.493151 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64197.802198 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64197.802198 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 69927.083333 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69927.083333 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64197.802198 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66532.544379 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64938.086304 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64197.802198 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66532.544379 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64938.086304 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.toL2Bus.trans_dist::ReadResp 461 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 73 # Transaction distribution @@ -688,7 +688,7 @@ system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Re system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram system.membus.snoop_fanout::total 533 # Request fanout histogram -system.membus.reqLayer0.occupancy 605000 # Layer occupancy (ticks) +system.membus.reqLayer0.occupancy 602500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 1.6 # Layer utilization (%) system.membus.respLayer1.occupancy 2833000 # Layer occupancy (ticks) system.membus.respLayer1.utilization 7.5 # Layer utilization (%) |