diff options
Diffstat (limited to 'tests/quick/se/00.hello/ref/alpha/linux')
16 files changed, 976 insertions, 891 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/config.ini index a97df4eeb..b45f7c576 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/config.ini @@ -29,6 +29,8 @@ multi_thread=false num_work_ids=16 readfile= symbolfile= +thermal_components= +thermal_model=Null work_begin_ckpt_count=0 work_begin_cpu_id_exit=-1 work_begin_exit_count=0 @@ -120,11 +122,18 @@ choicePredictorSize=8192 eventq_index=0 globalCtrBits=2 globalPredictorSize=8192 +indirectHashGHR=true +indirectHashTargets=true +indirectPathLength=3 +indirectSets=256 +indirectTagSize=16 +indirectWays=2 instShiftAmt=2 localCtrBits=2 localHistoryTableSize=2048 localPredictorSize=2048 numThreads=1 +useIndirect=true [system.cpu.dcache] type=Cache diff --git a/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt index 60fdb36fc..d32749ad1 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/linux/minor-timing/stats.txt @@ -13,30 +13,30 @@ sim_insts 6413 # Nu sim_ops 6413 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 23296 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 23232 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 10816 # Number of bytes read from this memory -system.physmem.bytes_read::total 34112 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 23296 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 23296 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 364 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 34048 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 23232 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 23232 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 363 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 169 # Number of read requests responded to by this memory -system.physmem.num_reads::total 533 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 619096973 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 287437880 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 906534853 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 619096973 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 619096973 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 619096973 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 287437880 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 906534853 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 533 # Number of read requests accepted +system.physmem.num_reads::total 532 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 619619139 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 288472822 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 908091961 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 619619139 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 619619139 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 619619139 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 288472822 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 908091961 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 532 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 533 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 532 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 34112 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 34048 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 34112 # Total read bytes from the system interface side +system.physmem.bytesReadSys 34048 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one @@ -51,7 +51,7 @@ system.physmem.perBankRdBursts::6 1 # Pe system.physmem.perBankRdBursts::7 5 # Per bank write bursts system.physmem.perBankRdBursts::8 0 # Per bank write bursts system.physmem.perBankRdBursts::9 1 # Per bank write bursts -system.physmem.perBankRdBursts::10 22 # Per bank write bursts +system.physmem.perBankRdBursts::10 21 # Per bank write bursts system.physmem.perBankRdBursts::11 29 # Per bank write bursts system.physmem.perBankRdBursts::12 19 # Per bank write bursts system.physmem.perBankRdBursts::13 127 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 37524500 # Total gap between requests +system.physmem.totGap 37389500 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 533 # Read request sizes (log2) +system.physmem.readPktSize::6 532 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -90,7 +90,7 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 444 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 443 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 84 # What read queue length does an incoming req see system.physmem.rdQLenPdf::2 5 # What read queue length does an incoming req see system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see @@ -186,42 +186,42 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 83 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 388.626506 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 254.752349 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 332.370925 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 18 21.69% 21.69% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 19 22.89% 44.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 11 13.25% 57.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 11 13.25% 71.08% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2 2.41% 73.49% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 5 6.02% 79.52% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 2 2.41% 81.93% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 7 8.43% 90.36% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 8 9.64% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 83 # Bytes accessed per row activation -system.physmem.totQLat 3516000 # Total ticks spent queuing -system.physmem.totMemAccLat 13509750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2665000 # Total ticks spent in databus transfers -system.physmem.avgQLat 6596.62 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 82 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 387.902439 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 251.688412 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 333.441746 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 19 23.17% 23.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 18 21.95% 45.12% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 11 13.41% 58.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 10 12.20% 70.73% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 1 1.22% 71.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 6 7.32% 79.27% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 4 4.88% 84.15% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 5 6.10% 90.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 8 9.76% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 82 # Bytes accessed per row activation +system.physmem.totQLat 3129000 # Total ticks spent queuing +system.physmem.totMemAccLat 13104000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2660000 # Total ticks spent in databus transfers +system.physmem.avgQLat 5881.58 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 25346.62 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 906.53 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 24631.58 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 908.09 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 906.53 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 908.09 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 7.08 # Data bus utilization in percentage -system.physmem.busUtilRead 7.08 # Data bus utilization in percentage for reads +system.physmem.busUtil 7.09 # Data bus utilization in percentage +system.physmem.busUtilRead 7.09 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.19 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.18 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing system.physmem.readRowHits 438 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 82.18 # Row buffer hit rate for reads +system.physmem.readRowHitRate 82.33 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 70402.44 # Average gap between requests -system.physmem.pageHitRate 82.18 # Row buffer hit rate, read and write combined +system.physmem.avgGap 70281.02 # Average gap between requests +system.physmem.pageHitRate 82.33 # Row buffer hit rate, read and write combined system.physmem_0.actEnergy 234360 # Energy for activate commands per rank (pJ) system.physmem_0.preEnergy 127875 # Energy for precharge commands per rank (pJ) system.physmem_0.readEnergy 2043600 # Energy for read commands per rank (pJ) @@ -231,55 +231,59 @@ system.physmem_0.actBackEnergy 21404070 # En system.physmem_0.preBackEnergy 67500 # Energy for precharge background per rank (pJ) system.physmem_0.totalEnergy 25911645 # Total energy per rank (pJ) system.physmem_0.averagePower 825.080242 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 105750 # Time in different power states +system.physmem_0.memoryStateTime::IDLE 16000 # Time in different power states system.physmem_0.memoryStateTime::REF 1040000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states system.physmem_0.memoryStateTime::ACT 30362750 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 332640 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 181500 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1544400 # Energy for read commands per rank (pJ) +system.physmem_1.actEnergy 340200 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 185625 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1552200 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) system.physmem_1.refreshEnergy 2034240 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 20470410 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 886500 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 25449690 # Total energy per rank (pJ) -system.physmem_1.averagePower 810.370642 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 1337750 # Time in different power states +system.physmem_1.actBackEnergy 20432790 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 920250 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 25465305 # Total energy per rank (pJ) +system.physmem_1.averagePower 810.835582 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 1481500 # Time in different power states system.physmem_1.memoryStateTime::REF 1040000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 29041000 # Time in different power states +system.physmem_1.memoryStateTime::ACT 28986000 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 1942 # Number of BP lookups -system.cpu.branchPred.condPredicted 1197 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 362 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 1557 # Number of BTB lookups -system.cpu.branchPred.BTBHits 406 # Number of BTB hits +system.cpu.branchPred.lookups 2009 # Number of BP lookups +system.cpu.branchPred.condPredicted 1241 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 379 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 1611 # Number of BTB lookups +system.cpu.branchPred.BTBHits 378 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 26.075787 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 225 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 23.463687 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 234 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 14 # Number of incorrect RAS predictions. +system.cpu.branchPred.indirectLookups 338 # Number of indirect predictor lookups. +system.cpu.branchPred.indirectHits 13 # Number of indirect target hits. +system.cpu.branchPred.indirectMisses 325 # Number of indirect misses. +system.cpu.branchPredindirectMispredicted 113 # Number of mispredicted indirect branches. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 1372 # DTB read hits +system.cpu.dtb.read_hits 1378 # DTB read hits system.cpu.dtb.read_misses 11 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 1383 # DTB read accesses -system.cpu.dtb.write_hits 884 # DTB write hits +system.cpu.dtb.read_accesses 1389 # DTB read accesses +system.cpu.dtb.write_hits 885 # DTB write hits system.cpu.dtb.write_misses 3 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 887 # DTB write accesses -system.cpu.dtb.data_hits 2256 # DTB hits +system.cpu.dtb.write_accesses 888 # DTB write accesses +system.cpu.dtb.data_hits 2263 # DTB hits system.cpu.dtb.data_misses 14 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 2270 # DTB accesses -system.cpu.itb.fetch_hits 2673 # ITB hits +system.cpu.dtb.data_accesses 2277 # DTB accesses +system.cpu.itb.fetch_hits 2687 # ITB hits system.cpu.itb.fetch_misses 17 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 2690 # ITB accesses +system.cpu.itb.fetch_accesses 2704 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -293,80 +297,115 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 17 # Number of system calls -system.cpu.numCycles 75258 # number of cpu cycles simulated +system.cpu.numCycles 74988 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 6413 # Number of instructions committed system.cpu.committedOps 6413 # Number of ops (including micro ops) committed -system.cpu.discardedOps 1090 # Number of ops (including micro ops) which were discarded before commit +system.cpu.discardedOps 1148 # Number of ops (including micro ops) which were discarded before commit system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 11.735225 # CPI: cycles per instruction -system.cpu.ipc 0.085214 # IPC: instructions per cycle -system.cpu.tickCycles 12565 # Number of cycles that the object actually ticked -system.cpu.idleCycles 62693 # Total number of cycles that the object has spent stopped +system.cpu.cpi 11.693123 # CPI: cycles per instruction +system.cpu.ipc 0.085520 # IPC: instructions per cycle +system.cpu.op_class_0::No_OpClass 19 0.30% 0.30% # Class of committed instruction +system.cpu.op_class_0::IntAlu 4331 67.53% 67.83% # Class of committed instruction +system.cpu.op_class_0::IntMult 1 0.02% 67.85% # Class of committed instruction +system.cpu.op_class_0::IntDiv 0 0.00% 67.85% # Class of committed instruction +system.cpu.op_class_0::FloatAdd 2 0.03% 67.88% # Class of committed instruction +system.cpu.op_class_0::FloatCmp 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::FloatCvt 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::FloatMult 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::FloatDiv 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::FloatSqrt 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdAdd 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdAddAcc 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdAlu 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdCmp 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdCvt 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdMisc 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdMult 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdMultAcc 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdShift 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdShiftAcc 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdSqrt 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdFloatAdd 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdFloatAlu 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdFloatCmp 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdFloatCvt 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdFloatDiv 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdFloatMisc 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdFloatMult 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdFloatMultAcc 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::SimdFloatSqrt 0 0.00% 67.88% # Class of committed instruction +system.cpu.op_class_0::MemRead 1192 18.59% 86.46% # Class of committed instruction +system.cpu.op_class_0::MemWrite 868 13.54% 100.00% # Class of committed instruction +system.cpu.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction +system.cpu.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction +system.cpu.op_class_0::total 6413 # Class of committed instruction +system.cpu.tickCycles 12653 # Number of cycles that the object actually ticked +system.cpu.idleCycles 62335 # Total number of cycles that the object has spent stopped system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 104.289845 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 1974 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 104.135823 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 1980 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 169 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 11.680473 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 11.715976 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 104.289845 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.025461 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.025461 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 104.135823 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.025424 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.025424 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 169 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 22 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 147 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.041260 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 4573 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 4573 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 1234 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1234 # number of ReadReq hits +system.cpu.dcache.tags.tag_accesses 4583 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 4583 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 1240 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1240 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 740 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 740 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 1974 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 1974 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 1974 # number of overall hits -system.cpu.dcache.overall_hits::total 1974 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 103 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 103 # number of ReadReq misses +system.cpu.dcache.demand_hits::cpu.data 1980 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 1980 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 1980 # number of overall hits +system.cpu.dcache.overall_hits::total 1980 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 102 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 102 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 125 # number of WriteReq misses system.cpu.dcache.WriteReq_misses::total 125 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 228 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 228 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 228 # number of overall misses -system.cpu.dcache.overall_misses::total 228 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 8381500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 8381500 # number of ReadReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 227 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 227 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 227 # number of overall misses +system.cpu.dcache.overall_misses::total 227 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 8280500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 8280500 # number of ReadReq miss cycles system.cpu.dcache.WriteReq_miss_latency::cpu.data 9164500 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_latency::total 9164500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 17546000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 17546000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 17546000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 17546000 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1337 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1337 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 17445000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 17445000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 17445000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 17445000 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1342 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1342 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2202 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2202 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2202 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2202 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.077038 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.077038 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2207 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2207 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2207 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2207 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076006 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.076006 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.144509 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.144509 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.103542 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.103542 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.103542 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.103542 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81373.786408 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 81373.786408 # average ReadReq miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.102855 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.102855 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.102855 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.102855 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 81181.372549 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 81181.372549 # average ReadReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73316 # average WriteReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::total 73316 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 76956.140351 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 76956.140351 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 76956.140351 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 76956.140351 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 76850.220264 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 76850.220264 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 76850.220264 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 76850.220264 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -375,14 +414,14 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 7 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 7 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 6 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 6 # number of ReadReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::cpu.data 52 # number of WriteReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::total 52 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 59 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 59 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 59 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 59 # number of overall MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 58 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 58 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 58 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 58 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 96 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 96 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 73 # number of WriteReq MSHR misses @@ -391,82 +430,82 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 169 system.cpu.dcache.demand_mshr_misses::total 169 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 169 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 169 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7819000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 7819000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7723000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 7723000 # number of ReadReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5385500 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::total 5385500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13204500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 13204500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13204500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 13204500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.071803 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.071803 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 13108500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 13108500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 13108500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 13108500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.071535 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.071535 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.076748 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.076748 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076748 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.076748 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 81447.916667 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81447.916667 # average ReadReq mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.076575 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.076575 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076575 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.076575 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80447.916667 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80447.916667 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73773.972603 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73773.972603 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 78133.136095 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 78133.136095 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 78133.136095 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 78133.136095 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77565.088757 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 77565.088757 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77565.088757 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 77565.088757 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 175.465909 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 2308 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 365 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 6.323288 # Average number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 175.312988 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 2323 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 364 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 6.381868 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 175.465909 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.085677 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.085677 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 365 # Occupied blocks per task id +system.cpu.icache.tags.occ_blocks::cpu.inst 175.312988 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.085602 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.085602 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 364 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 106 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 259 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.178223 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 5711 # Number of tag accesses -system.cpu.icache.tags.data_accesses 5711 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 2308 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 2308 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 2308 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 2308 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 2308 # number of overall hits -system.cpu.icache.overall_hits::total 2308 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 365 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 365 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 365 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 365 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 365 # number of overall misses -system.cpu.icache.overall_misses::total 365 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 28127000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 28127000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 28127000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 28127000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 28127000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 28127000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 2673 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 2673 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 2673 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 2673 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 2673 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 2673 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.136551 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.136551 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.136551 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.136551 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.136551 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.136551 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 77060.273973 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 77060.273973 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 77060.273973 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 77060.273973 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 77060.273973 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 77060.273973 # average overall miss latency +system.cpu.icache.tags.age_task_id_blocks_1024::1 258 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.177734 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 5738 # Number of tag accesses +system.cpu.icache.tags.data_accesses 5738 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 2323 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 2323 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 2323 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 2323 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 2323 # number of overall hits +system.cpu.icache.overall_hits::total 2323 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 364 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 364 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 364 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 364 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 364 # number of overall misses +system.cpu.icache.overall_misses::total 364 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 27766000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 27766000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 27766000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 27766000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 27766000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 27766000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 2687 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 2687 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 2687 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 2687 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 2687 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 2687 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.135467 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.135467 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.135467 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.135467 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.135467 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.135467 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 76280.219780 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 76280.219780 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 76280.219780 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 76280.219780 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 76280.219780 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 76280.219780 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -475,48 +514,48 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 365 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 365 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 365 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 365 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 365 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 365 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 27762000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 27762000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 27762000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 27762000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 27762000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 27762000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.136551 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.136551 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.136551 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.136551 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.136551 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.136551 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76060.273973 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76060.273973 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76060.273973 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 76060.273973 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76060.273973 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 76060.273973 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 364 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 364 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 364 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 364 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 364 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 364 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 27402000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 27402000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 27402000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 27402000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 27402000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 27402000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.135467 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.135467 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.135467 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.135467 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.135467 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.135467 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75280.219780 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75280.219780 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75280.219780 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 75280.219780 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75280.219780 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 75280.219780 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 233.562418 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 233.336913 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 460 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.002174 # Average number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 459 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.002179 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 175.479316 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 58.083102 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005355 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001773 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.007128 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 460 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_blocks::cpu.inst 175.327844 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 58.009069 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.005351 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001770 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.007121 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 459 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 122 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 338 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.014038 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 4805 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 4805 # Number of data accesses +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 337 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.014008 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 4796 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 4796 # Number of data accesses system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1 # number of ReadCleanReq hits system.cpu.l2cache.ReadCleanReq_hits::total 1 # number of ReadCleanReq hits system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits @@ -525,64 +564,64 @@ system.cpu.l2cache.overall_hits::cpu.inst 1 # n system.cpu.l2cache.overall_hits::total 1 # number of overall hits system.cpu.l2cache.ReadExReq_misses::cpu.data 73 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 73 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 364 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 364 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 363 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 363 # number of ReadCleanReq misses system.cpu.l2cache.ReadSharedReq_misses::cpu.data 96 # number of ReadSharedReq misses system.cpu.l2cache.ReadSharedReq_misses::total 96 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 364 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 363 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 169 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 533 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 364 # number of overall misses +system.cpu.l2cache.demand_misses::total 532 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 363 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 169 # number of overall misses -system.cpu.l2cache.overall_misses::total 533 # number of overall misses +system.cpu.l2cache.overall_misses::total 532 # number of overall misses system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5275000 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 5275000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 27202500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 27202500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7673500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 7673500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 27202500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 12948500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 40151000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 27202500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 12948500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 40151000 # number of overall miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 26844000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 26844000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7577500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 7577500 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 26844000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 12852500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 39696500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 26844000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 12852500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 39696500 # number of overall miss cycles system.cpu.l2cache.ReadExReq_accesses::cpu.data 73 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 73 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 365 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 365 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 364 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 364 # number of ReadCleanReq accesses(hits+misses) system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 96 # number of ReadSharedReq accesses(hits+misses) system.cpu.l2cache.ReadSharedReq_accesses::total 96 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 365 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 364 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 169 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 534 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 365 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 533 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 364 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 169 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 534 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 533 # number of overall (read+write) accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.997260 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.997260 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.997253 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.997253 # miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.997260 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.997253 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.998127 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.997260 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.998124 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.997253 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.998127 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.998124 # miss rate for overall accesses system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 72260.273973 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72260.273973 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 74732.142857 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 74732.142857 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 79932.291667 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 79932.291667 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74732.142857 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76618.343195 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 75330.206379 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74732.142857 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76618.343195 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 75330.206379 # average overall miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 73950.413223 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 73950.413223 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 78932.291667 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 78932.291667 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73950.413223 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76050.295858 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 74617.481203 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73950.413223 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76050.295858 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 74617.481203 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -593,110 +632,110 @@ system.cpu.l2cache.fast_writes 0 # nu system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 73 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 73 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 364 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 364 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 363 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 363 # number of ReadCleanReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 96 # number of ReadSharedReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::total 96 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 364 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 363 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 169 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 533 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 364 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 532 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 363 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 169 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 533 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 532 # number of overall MSHR misses system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4545000 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4545000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 23562500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 23562500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6713500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 6713500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 23562500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11258500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 34821000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 23562500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11258500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 34821000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 23214000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 23214000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6617500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 6617500 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 23214000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 11162500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 34376500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 23214000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 11162500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 34376500 # number of overall MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.997260 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.997260 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.997253 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.997253 # mshr miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.997260 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.997253 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.998127 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.997260 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.998124 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.997253 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.998127 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.998124 # mshr miss rate for overall accesses system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 62260.273973 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 62260.273973 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 64732.142857 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 64732.142857 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 69932.291667 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 69932.291667 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64732.142857 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66618.343195 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 65330.206379 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64732.142857 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66618.343195 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65330.206379 # average overall mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 63950.413223 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 63950.413223 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 68932.291667 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68932.291667 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 63950.413223 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 66050.295858 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64617.481203 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 63950.413223 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 66050.295858 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64617.481203 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.snoop_filter.tot_requests 534 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.tot_requests 533 # Total number of requests made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_requests 1 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.trans_dist::ReadResp 461 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 460 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 73 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 73 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 365 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 364 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadSharedReq 96 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 730 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 728 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 338 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 1068 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 23360 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 1066 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 23296 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 10816 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 34176 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 34112 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 534 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.001873 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.043274 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 533 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.001876 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.043315 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 533 99.81% 99.81% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 532 99.81% 99.81% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::1 1 0.19% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 534 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 267000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 533 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 266500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 0.7 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 547500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 546000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 1.5 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 253500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.7 # Layer utilization (%) -system.membus.trans_dist::ReadResp 460 # Transaction distribution +system.membus.trans_dist::ReadResp 459 # Transaction distribution system.membus.trans_dist::ReadExReq 73 # Transaction distribution system.membus.trans_dist::ReadExResp 73 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 460 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1066 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1066 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34112 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 34112 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadSharedReq 459 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1064 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1064 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 34048 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 34048 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 533 # Request fanout histogram +system.membus.snoop_fanout::samples 532 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 533 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 532 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 533 # Request fanout histogram -system.membus.reqLayer0.occupancy 603000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 532 # Request fanout histogram +system.membus.reqLayer0.occupancy 602500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 1.6 # Layer utilization (%) -system.membus.respLayer1.occupancy 2833750 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2826750 # Layer occupancy (ticks) system.membus.respLayer1.utilization 7.5 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini index 78826b5e1..a3681b4ff 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/config.ini @@ -29,6 +29,8 @@ multi_thread=false num_work_ids=16 readfile= symbolfile= +thermal_components= +thermal_model=Null work_begin_ckpt_count=0 work_begin_cpu_id_exit=-1 work_begin_exit_count=0 @@ -145,11 +147,18 @@ choicePredictorSize=8192 eventq_index=0 globalCtrBits=2 globalPredictorSize=8192 +indirectHashGHR=true +indirectHashTargets=true +indirectPathLength=3 +indirectSets=256 +indirectTagSize=16 +indirectWays=2 instShiftAmt=2 localCtrBits=2 localHistoryTableSize=2048 localPredictorSize=2048 numThreads=1 +useIndirect=true [system.cpu.dcache] type=Cache diff --git a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt index dbdf20650..c617feb20 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/linux/o3-timing/stats.txt @@ -1,8 +1,8 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000022 # Number of seconds simulated -sim_ticks 21972500 # Number of ticks simulated -final_tick 21972500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 22019000 # Number of ticks simulated +final_tick 22019000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks host_inst_rate 66596 # Simulator instruction rate (inst/s) host_op_rate 66584 # Simulator op (including micro ops) rate (op/s) @@ -13,37 +13,37 @@ sim_insts 6385 # Nu sim_ops 6385 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.bytes_read::cpu.inst 19840 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 19968 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 11072 # Number of bytes read from this memory -system.physmem.bytes_read::total 30912 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 19840 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 19840 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 310 # Number of read requests responded to by this memory +system.physmem.bytes_read::total 31040 # Number of bytes read from this memory +system.physmem.bytes_inst_read::cpu.inst 19968 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 19968 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 312 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 173 # Number of read requests responded to by this memory -system.physmem.num_reads::total 483 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 902946865 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 503902606 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1406849471 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 902946865 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 902946865 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 902946865 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 503902606 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1406849471 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 483 # Number of read requests accepted +system.physmem.num_reads::total 485 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 906853172 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 502838458 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1409691630 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 906853172 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 906853172 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 906853172 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 502838458 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1409691630 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 485 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 483 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 485 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 30912 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 31040 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 30912 # Total read bytes from the system interface side +system.physmem.bytesReadSys 31040 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 68 # Per bank write bursts +system.physmem.perBankRdBursts::0 69 # Per bank write bursts system.physmem.perBankRdBursts::1 32 # Per bank write bursts -system.physmem.perBankRdBursts::2 32 # Per bank write bursts +system.physmem.perBankRdBursts::2 33 # Per bank write bursts system.physmem.perBankRdBursts::3 47 # Per bank write bursts system.physmem.perBankRdBursts::4 42 # Per bank write bursts system.physmem.perBankRdBursts::5 20 # Per bank write bursts @@ -75,14 +75,14 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 21835000 # Total gap between requests +system.physmem.totGap 21881000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 483 # Read request sizes (log2) +system.physmem.readPktSize::6 485 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -91,9 +91,9 @@ system.physmem.writePktSize::4 0 # Wr system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) system.physmem.rdQLenPdf::0 272 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 135 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 54 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 14 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 133 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 57 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 15 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 8 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -187,98 +187,102 @@ system.physmem.wrQLenPdf::61 0 # Wh system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see system.physmem.bytesPerActivate::samples 76 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 352 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 228.419611 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 324.406987 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 353.684211 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 230.878571 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 321.867393 # Bytes accessed per row activation system.physmem.bytesPerActivate::0-127 18 23.68% 23.68% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 20 26.32% 50.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 9 11.84% 61.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 11 14.47% 76.32% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 4 5.26% 81.58% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 1 1.32% 82.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 3 3.95% 86.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 19 25.00% 48.68% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 10 13.16% 61.84% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 10 13.16% 75.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 5 6.58% 81.58% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 2 2.63% 84.21% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 2 2.63% 86.84% # Bytes accessed per row activation system.physmem.bytesPerActivate::1024-1151 10 13.16% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::total 76 # Bytes accessed per row activation -system.physmem.totQLat 3936250 # Total ticks spent queuing -system.physmem.totMemAccLat 12992500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2415000 # Total ticks spent in databus transfers -system.physmem.avgQLat 8149.59 # Average queueing delay per DRAM burst +system.physmem.totQLat 4444750 # Total ticks spent queuing +system.physmem.totMemAccLat 13538500 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2425000 # Total ticks spent in databus transfers +system.physmem.avgQLat 9164.43 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 26899.59 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1406.85 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 27914.43 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1409.69 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1406.85 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1409.69 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 10.99 # Data bus utilization in percentage -system.physmem.busUtilRead 10.99 # Data bus utilization in percentage for reads +system.physmem.busUtil 11.01 # Data bus utilization in percentage +system.physmem.busUtilRead 11.01 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.70 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.74 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 392 # Number of row buffer hits during reads +system.physmem.readRowHits 394 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 81.16 # Row buffer hit rate for reads +system.physmem.readRowHitRate 81.24 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 45207.04 # Average gap between requests -system.physmem.pageHitRate 81.16 # Row buffer hit rate, read and write combined +system.physmem.avgGap 45115.46 # Average gap between requests +system.physmem.pageHitRate 81.24 # Row buffer hit rate, read and write combined system.physmem_0.actEnergy 196560 # Energy for activate commands per rank (pJ) system.physmem_0.preEnergy 107250 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 1638000 # Energy for read commands per rank (pJ) +system.physmem_0.readEnergy 1653600 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) system.physmem_0.refreshEnergy 1017120 # Energy for refresh commands per rank (pJ) system.physmem_0.actBackEnergy 10785825 # Energy for active background per rank (pJ) system.physmem_0.preBackEnergy 38250 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 13783005 # Total energy per rank (pJ) -system.physmem_0.averagePower 870.551397 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 281750 # Time in different power states +system.physmem_0.totalEnergy 13798605 # Total energy per rank (pJ) +system.physmem_0.averagePower 871.536712 # Core power per rank (mW) +system.physmem_0.memoryStateTime::IDLE 297750 # Time in different power states system.physmem_0.memoryStateTime::REF 520000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states system.physmem_0.memoryStateTime::ACT 15303750 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states system.physmem_1.actEnergy 294840 # Energy for activate commands per rank (pJ) system.physmem_1.preEnergy 160875 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 1287000 # Energy for read commands per rank (pJ) +system.physmem_1.readEnergy 1271400 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) system.physmem_1.refreshEnergy 1017120 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 10134315 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 609750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 13503900 # Total energy per rank (pJ) -system.physmem_1.averagePower 852.922785 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 945500 # Time in different power states +system.physmem_1.actBackEnergy 10085580 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 657000 # Energy for precharge background per rank (pJ) +system.physmem_1.totalEnergy 13486815 # Total energy per rank (pJ) +system.physmem_1.averagePower 851.440341 # Core power per rank (mW) +system.physmem_1.memoryStateTime::IDLE 1024500 # Time in different power states system.physmem_1.memoryStateTime::REF 520000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 14380750 # Time in different power states +system.physmem_1.memoryStateTime::ACT 14308250 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 2618 # Number of BP lookups -system.cpu.branchPred.condPredicted 1561 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 431 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 2031 # Number of BTB lookups -system.cpu.branchPred.BTBHits 757 # Number of BTB hits +system.cpu.branchPred.lookups 2849 # Number of BP lookups +system.cpu.branchPred.condPredicted 1676 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 481 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 2197 # Number of BTB lookups +system.cpu.branchPred.BTBHits 713 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 37.272280 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 391 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 29 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 32.453345 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 442 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 41 # Number of incorrect RAS predictions. +system.cpu.branchPred.indirectLookups 461 # Number of indirect predictor lookups. +system.cpu.branchPred.indirectHits 25 # Number of indirect target hits. +system.cpu.branchPred.indirectMisses 436 # Number of indirect misses. +system.cpu.branchPredindirectMispredicted 123 # Number of mispredicted indirect branches. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 2066 # DTB read hits -system.cpu.dtb.read_misses 43 # DTB read misses +system.cpu.dtb.read_hits 2261 # DTB read hits +system.cpu.dtb.read_misses 48 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 2109 # DTB read accesses -system.cpu.dtb.write_hits 1060 # DTB write hits +system.cpu.dtb.read_accesses 2309 # DTB read accesses +system.cpu.dtb.write_hits 1039 # DTB write hits system.cpu.dtb.write_misses 28 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 1088 # DTB write accesses -system.cpu.dtb.data_hits 3126 # DTB hits -system.cpu.dtb.data_misses 71 # DTB misses +system.cpu.dtb.write_accesses 1067 # DTB write accesses +system.cpu.dtb.data_hits 3300 # DTB hits +system.cpu.dtb.data_misses 76 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 3197 # DTB accesses -system.cpu.itb.fetch_hits 2136 # ITB hits -system.cpu.itb.fetch_misses 29 # ITB misses +system.cpu.dtb.data_accesses 3376 # DTB accesses +system.cpu.itb.fetch_hits 2293 # ITB hits +system.cpu.itb.fetch_misses 27 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 2165 # ITB accesses +system.cpu.itb.fetch_accesses 2320 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -292,235 +296,235 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 17 # Number of system calls -system.cpu.numCycles 43946 # number of cpu cycles simulated +system.cpu.numCycles 44039 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 8425 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 15219 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2618 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 1148 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 4748 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 944 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 23 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 705 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 2136 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 309 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 14373 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.058860 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.441925 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 8533 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 16533 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2849 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 1180 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 5068 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1044 # Number of cycles fetch has spent squashing +system.cpu.fetch.MiscStallCycles 22 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.PendingTrapStallCycles 654 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 2293 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 333 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 14799 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.117170 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.500450 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 11578 80.55% 80.55% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 318 2.21% 82.77% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 240 1.67% 84.44% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 228 1.59% 86.02% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 264 1.84% 87.86% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 210 1.46% 89.32% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 253 1.76% 91.08% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 143 0.99% 92.08% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 1139 7.92% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 11815 79.84% 79.84% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 299 2.02% 81.86% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 232 1.57% 83.42% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 256 1.73% 85.15% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 292 1.97% 87.13% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 232 1.57% 88.70% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 283 1.91% 90.61% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 144 0.97% 91.58% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 1246 8.42% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 14373 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.059573 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.346311 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 8351 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 3116 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2327 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 180 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 399 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 208 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 74 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 13836 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 213 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 399 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 8502 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 1476 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 647 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2338 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 1011 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 13352 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 3 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 32 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 9 # Number of times rename has blocked due to LQ full +system.cpu.fetch.rateDist::total 14799 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.064693 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.375417 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 8370 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 3320 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2446 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 215 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 448 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 226 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 75 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 14994 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 221 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 448 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 8529 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 1727 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 614 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 2478 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 1003 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 14444 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 2 # Number of times rename has blocked due to ROB full +system.cpu.rename.IQFullEvents 21 # Number of times rename has blocked due to IQ full +system.cpu.rename.LQFullEvents 10 # Number of times rename has blocked due to LQ full system.cpu.rename.SQFullEvents 937 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 10012 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 16699 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 16690 # Number of integer rename lookups +system.cpu.rename.RenamedOperands 10925 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 17893 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 17884 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 8 # Number of floating rename lookups system.cpu.rename.CommittedMaps 4577 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 5435 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 32 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 26 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 599 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2560 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1284 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 7 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 12265 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 30 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 10237 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 16 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 5909 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 3249 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 13 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 14373 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.712238 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.437631 # Number of insts issued each cycle +system.cpu.rename.UndoneMaps 6348 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 28 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 22 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 585 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2839 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1293 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 18 # Number of conflicting loads. +system.cpu.memDep0.conflictingStores 6 # Number of conflicting stores. +system.cpu.iq.iqInstsAdded 13053 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 27 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 10776 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 17 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 6694 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 3672 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 10 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 14799 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.728157 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.465404 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 10470 72.84% 72.84% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1281 8.91% 81.76% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 885 6.16% 87.91% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 672 4.68% 92.59% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 490 3.41% 96.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 330 2.30% 98.30% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 178 1.24% 99.53% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 44 0.31% 99.84% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 23 0.16% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 10757 72.69% 72.69% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1297 8.76% 81.45% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 917 6.20% 87.65% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 680 4.59% 92.24% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 523 3.53% 95.78% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 348 2.35% 98.13% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 194 1.31% 99.44% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 55 0.37% 99.81% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 28 0.19% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 14373 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 14799 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 20 14.93% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 14.93% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 73 54.48% 69.40% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 41 30.60% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 19 13.77% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 13.77% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 82 59.42% 73.19% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 37 26.81% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 6864 67.05% 67.07% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 1 0.01% 67.08% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.08% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.10% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2247 21.95% 89.05% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1121 10.95% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 7177 66.60% 66.62% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 1 0.01% 66.63% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 66.63% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.65% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2482 23.03% 89.68% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1112 10.32% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 10237 # Type of FU issued -system.cpu.iq.rate 0.232945 # Inst issue rate -system.cpu.iq.fu_busy_cnt 134 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.013090 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 34976 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 18212 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 9377 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 10776 # Type of FU issued +system.cpu.iq.rate 0.244692 # Inst issue rate +system.cpu.iq.fu_busy_cnt 138 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.012806 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 36485 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 19785 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 9739 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 21 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 10 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 10 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 10358 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 10901 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 11 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 65 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 119 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1375 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 20 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 419 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedLoads 1654 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 8 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 23 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedStores 428 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 75 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 89 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 399 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 1377 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 29 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 12377 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 103 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2560 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1284 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 30 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 6 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 21 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 20 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 88 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 341 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 429 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 9833 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2109 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 404 # Number of squashed instructions skipped in execute +system.cpu.iew.iewSquashCycles 448 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 1371 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 296 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 13164 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 125 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2839 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 1293 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 27 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 7 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 289 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 23 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 107 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 390 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 497 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 10291 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2309 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 485 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 82 # number of nop insts executed -system.cpu.iew.exec_refs 3199 # number of memory reference insts executed -system.cpu.iew.exec_branches 1559 # Number of branches executed -system.cpu.iew.exec_stores 1090 # Number of stores executed -system.cpu.iew.exec_rate 0.223752 # Inst execution rate -system.cpu.iew.wb_sent 9541 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 9387 # cumulative count of insts written-back -system.cpu.iew.wb_producers 5006 # num instructions producing a value -system.cpu.iew.wb_consumers 6861 # num instructions consuming a value -system.cpu.iew.wb_rate 0.213603 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.729631 # average fanout of values written-back -system.cpu.commit.commitSquashedInsts 5982 # The number of squashed insts skipped by commit +system.cpu.iew.exec_nop 84 # number of nop insts executed +system.cpu.iew.exec_refs 3386 # number of memory reference insts executed +system.cpu.iew.exec_branches 1641 # Number of branches executed +system.cpu.iew.exec_stores 1077 # Number of stores executed +system.cpu.iew.exec_rate 0.233679 # Inst execution rate +system.cpu.iew.wb_sent 9945 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 9749 # cumulative count of insts written-back +system.cpu.iew.wb_producers 5139 # num instructions producing a value +system.cpu.iew.wb_consumers 7002 # num instructions consuming a value +system.cpu.iew.wb_rate 0.221372 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.733933 # average fanout of values written-back +system.cpu.commit.commitSquashedInsts 6711 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 358 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 13303 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.481245 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.398957 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 407 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 13565 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.471950 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.389989 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 10861 81.64% 81.64% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1165 8.76% 90.40% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 487 3.66% 94.06% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 203 1.53% 95.59% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 129 0.97% 96.56% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 82 0.62% 97.17% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 98 0.74% 97.91% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 84 0.63% 98.54% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 194 1.46% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 11138 82.11% 82.11% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1158 8.54% 90.65% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 469 3.46% 94.10% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 205 1.51% 95.61% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 134 0.99% 96.60% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 84 0.62% 97.22% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 96 0.71% 97.93% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 89 0.66% 98.58% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 192 1.42% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 13303 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 13565 # Number of insts commited each cycle system.cpu.commit.committedInsts 6402 # Number of instructions committed system.cpu.commit.committedOps 6402 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -566,102 +570,102 @@ system.cpu.commit.op_class_0::MemWrite 865 13.51% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 6402 # Class of committed instruction -system.cpu.commit.bw_lim_events 194 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 25142 # The number of ROB reads -system.cpu.rob.rob_writes 25845 # The number of ROB writes -system.cpu.timesIdled 258 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 29573 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.commit.bw_lim_events 192 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 26135 # The number of ROB reads +system.cpu.rob.rob_writes 27477 # The number of ROB writes +system.cpu.timesIdled 253 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 29240 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 6385 # Number of Instructions Simulated system.cpu.committedOps 6385 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 6.882694 # CPI: Cycles Per Instruction -system.cpu.cpi_total 6.882694 # CPI: Total CPI of All Threads -system.cpu.ipc 0.145292 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.145292 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 12434 # number of integer regfile reads -system.cpu.int_regfile_writes 7099 # number of integer regfile writes +system.cpu.cpi 6.897259 # CPI: Cycles Per Instruction +system.cpu.cpi_total 6.897259 # CPI: Total CPI of All Threads +system.cpu.ipc 0.144985 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.144985 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 12924 # number of integer regfile reads +system.cpu.int_regfile_writes 7434 # number of integer regfile writes system.cpu.fp_regfile_reads 8 # number of floating regfile reads system.cpu.fp_regfile_writes 2 # number of floating regfile writes system.cpu.misc_regfile_reads 1 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 109.593222 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 2292 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 109.409218 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 2405 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 173 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 13.248555 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 13.901734 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 109.593222 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.026756 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.026756 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 109.409218 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.026711 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.026711 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 173 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 44 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::1 129 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.042236 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 5805 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 5805 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 1786 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1786 # number of ReadReq hits +system.cpu.dcache.tags.tag_accesses 6061 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 6061 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 1899 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1899 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 506 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 506 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 2292 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2292 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2292 # number of overall hits -system.cpu.dcache.overall_hits::total 2292 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 165 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 165 # number of ReadReq misses +system.cpu.dcache.demand_hits::cpu.data 2405 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2405 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2405 # number of overall hits +system.cpu.dcache.overall_hits::total 2405 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 180 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 180 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 359 # number of WriteReq misses system.cpu.dcache.WriteReq_misses::total 359 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 524 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 524 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 524 # number of overall misses -system.cpu.dcache.overall_misses::total 524 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 12170500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 12170500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 23651475 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 23651475 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 35821975 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 35821975 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 35821975 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 35821975 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1951 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1951 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_misses::cpu.data 539 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 539 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 539 # number of overall misses +system.cpu.dcache.overall_misses::total 539 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 12774500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 12774500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 23738475 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 23738475 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 36512975 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 36512975 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 36512975 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 36512975 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 2079 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 2079 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 865 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 865 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2816 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2816 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2816 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2816 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.084572 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.084572 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2944 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2944 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2944 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2944 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.086580 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.086580 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.415029 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.415029 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.186080 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.186080 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.186080 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.186080 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 73760.606061 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 73760.606061 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65881.545961 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 65881.545961 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 68362.547710 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 68362.547710 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 68362.547710 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 68362.547710 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 2432 # number of cycles access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.183084 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.183084 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.183084 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.183084 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70969.444444 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 70969.444444 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 66123.885794 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 66123.885794 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 67742.068646 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 67742.068646 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 67742.068646 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 67742.068646 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 2423 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 43 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 56.558140 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 56.348837 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 64 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 64 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 79 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 79 # number of ReadReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::cpu.data 287 # number of WriteReq MSHR hits system.cpu.dcache.WriteReq_mshr_hits::total 287 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 351 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 351 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 351 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 351 # number of overall MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 366 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 366 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 366 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 366 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 101 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 101 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 72 # number of WriteReq MSHR misses @@ -670,138 +674,138 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 173 system.cpu.dcache.demand_mshr_misses::total 173 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 173 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 173 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 8462500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 8462500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5669500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 5669500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 14132000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 14132000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 14132000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 14132000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.051768 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.051768 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 8466000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 8466000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5695500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 5695500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 14161500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 14161500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 14161500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 14161500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.048581 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.048581 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.083237 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.083237 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.061435 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.061435 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.061435 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.061435 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83787.128713 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83787.128713 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78743.055556 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78743.055556 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 81687.861272 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 81687.861272 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 81687.861272 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 81687.861272 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.058764 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.058764 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.058764 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.058764 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83821.782178 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83821.782178 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79104.166667 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79104.166667 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 81858.381503 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 81858.381503 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 81858.381503 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 81858.381503 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 157.288732 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 1677 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 311 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 5.392283 # Average number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 158.432951 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 1836 # Total number of references to valid blocks. +system.cpu.icache.tags.sampled_refs 313 # Sample count of references to valid blocks. +system.cpu.icache.tags.avg_refs 5.865815 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 157.288732 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.076801 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.076801 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 311 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 138 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 173 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.151855 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 4583 # Number of tag accesses -system.cpu.icache.tags.data_accesses 4583 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 1677 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1677 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1677 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1677 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1677 # number of overall hits -system.cpu.icache.overall_hits::total 1677 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 459 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 459 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 459 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 459 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 459 # number of overall misses -system.cpu.icache.overall_misses::total 459 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 32358000 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 32358000 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 32358000 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 32358000 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 32358000 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 32358000 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 2136 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 2136 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 2136 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 2136 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 2136 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 2136 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.214888 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.214888 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.214888 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.214888 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.214888 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.214888 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 70496.732026 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 70496.732026 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 70496.732026 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 70496.732026 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 70496.732026 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 70496.732026 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked +system.cpu.icache.tags.occ_blocks::cpu.inst 158.432951 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.077360 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.077360 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_task_id_blocks::1024 313 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 139 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 174 # Occupied blocks per task id +system.cpu.icache.tags.occ_task_id_percent::1024 0.152832 # Percentage of cache occupancy per task id +system.cpu.icache.tags.tag_accesses 4899 # Number of tag accesses +system.cpu.icache.tags.data_accesses 4899 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 1836 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1836 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1836 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1836 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1836 # number of overall hits +system.cpu.icache.overall_hits::total 1836 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 457 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 457 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 457 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 457 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 457 # number of overall misses +system.cpu.icache.overall_misses::total 457 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 32838500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 32838500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 32838500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 32838500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 32838500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 32838500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 2293 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 2293 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 2293 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 2293 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 2293 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 2293 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.199302 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.199302 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.199302 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.199302 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.199302 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.199302 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 71856.673961 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 71856.673961 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 71856.673961 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 71856.673961 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 71856.673961 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 71856.673961 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 54 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 1 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 54 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 148 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 148 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 148 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 148 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 148 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 148 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 311 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 311 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 311 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 311 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 311 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 311 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 23850000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 23850000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 23850000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 23850000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 23850000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 23850000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.145599 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.145599 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.145599 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.145599 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.145599 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.145599 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 76688.102894 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76688.102894 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 76688.102894 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 76688.102894 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 76688.102894 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 76688.102894 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 144 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 144 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 144 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 144 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 144 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 144 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 313 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 313 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 313 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 313 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 313 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 313 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24470500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 24470500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24470500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 24470500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24470500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 24470500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.136502 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.136502 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.136502 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.136502 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.136502 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.136502 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78180.511182 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78180.511182 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78180.511182 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 78180.511182 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78180.511182 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 78180.511182 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 219.942323 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 220.994877 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 1 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 411 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.002433 # Average number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 413 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.002421 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 157.331171 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 62.611152 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004801 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001911 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.006712 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 411 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 171 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 240 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012543 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 4355 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 4355 # Number of data accesses +system.cpu.l2cache.tags.occ_blocks::cpu.inst 158.475596 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 62.519281 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004836 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001908 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.006744 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 413 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 172 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 241 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012604 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 4373 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 4373 # Number of data accesses system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 1 # number of ReadCleanReq hits system.cpu.l2cache.ReadCleanReq_hits::total 1 # number of ReadCleanReq hits system.cpu.l2cache.demand_hits::cpu.inst 1 # number of demand (read+write) hits @@ -810,64 +814,64 @@ system.cpu.l2cache.overall_hits::cpu.inst 1 # n system.cpu.l2cache.overall_hits::total 1 # number of overall hits system.cpu.l2cache.ReadExReq_misses::cpu.data 72 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 72 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 310 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 310 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 312 # number of ReadCleanReq misses +system.cpu.l2cache.ReadCleanReq_misses::total 312 # number of ReadCleanReq misses system.cpu.l2cache.ReadSharedReq_misses::cpu.data 101 # number of ReadSharedReq misses system.cpu.l2cache.ReadSharedReq_misses::total 101 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 310 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 312 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::cpu.data 173 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 483 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 310 # number of overall misses +system.cpu.l2cache.demand_misses::total 485 # number of demand (read+write) misses +system.cpu.l2cache.overall_misses::cpu.inst 312 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 173 # number of overall misses -system.cpu.l2cache.overall_misses::total 483 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5558500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 5558500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 23369500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 23369500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 8303500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 8303500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 23369500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 13862000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 37231500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 23369500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 13862000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 37231500 # number of overall miss cycles +system.cpu.l2cache.overall_misses::total 485 # number of overall misses +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5584500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 5584500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 23987500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 23987500 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 8306000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 8306000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 23987500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 13890500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 37878000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 23987500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 13890500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 37878000 # number of overall miss cycles system.cpu.l2cache.ReadExReq_accesses::cpu.data 72 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 72 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 311 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 311 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 313 # number of ReadCleanReq accesses(hits+misses) +system.cpu.l2cache.ReadCleanReq_accesses::total 313 # number of ReadCleanReq accesses(hits+misses) system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 101 # number of ReadSharedReq accesses(hits+misses) system.cpu.l2cache.ReadSharedReq_accesses::total 101 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 311 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 313 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::cpu.data 173 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 484 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 311 # number of overall (read+write) accesses +system.cpu.l2cache.demand_accesses::total 486 # number of demand (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 313 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.data 173 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 484 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 486 # number of overall (read+write) accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.996785 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.996785 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.996805 # miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.996805 # miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996785 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996805 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.997934 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996785 # miss rate for overall accesses +system.cpu.l2cache.demand_miss_rate::total 0.997942 # miss rate for demand accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996805 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.997934 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77201.388889 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77201.388889 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75385.483871 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75385.483871 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 82212.871287 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 82212.871287 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75385.483871 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 80127.167630 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 77083.850932 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75385.483871 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 80127.167630 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 77083.850932 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.997942 # miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77562.500000 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77562.500000 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76883.012821 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76883.012821 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 82237.623762 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 82237.623762 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76883.012821 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 80291.907514 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 78098.969072 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76883.012821 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 80291.907514 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 78098.969072 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -878,110 +882,110 @@ system.cpu.l2cache.fast_writes 0 # nu system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 72 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 72 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 310 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 310 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 312 # number of ReadCleanReq MSHR misses +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 312 # number of ReadCleanReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 101 # number of ReadSharedReq MSHR misses system.cpu.l2cache.ReadSharedReq_mshr_misses::total 101 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 310 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 312 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.data 173 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 483 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 310 # number of overall MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 485 # number of demand (read+write) MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 312 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 173 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 483 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4838500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4838500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 20269500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 20269500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 7293500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 7293500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 20269500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 12132000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 32401500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 20269500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 12132000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 32401500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::total 485 # number of overall MSHR misses +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4864500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4864500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 20867500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 20867500 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 7296000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 7296000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 20867500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 12160500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 33028000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 20867500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 12160500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 33028000 # number of overall MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.996785 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.996785 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for ReadCleanReq accesses +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.996805 # mshr miss rate for ReadCleanReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996785 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.997934 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996785 # mshr miss rate for overall accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.997942 # mshr miss rate for demand accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.997934 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67201.388889 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67201.388889 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65385.483871 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65385.483871 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72212.871287 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72212.871287 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65385.483871 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 70127.167630 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67083.850932 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65385.483871 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 70127.167630 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67083.850932 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.997942 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67562.500000 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67562.500000 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66883.012821 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66883.012821 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72237.623762 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72237.623762 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66883.012821 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 70291.907514 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68098.969072 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66883.012821 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 70291.907514 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68098.969072 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.snoop_filter.tot_requests 484 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.tot_requests 486 # Total number of requests made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_requests 1 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.trans_dist::ReadResp 412 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 414 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 72 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 72 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 311 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadCleanReq 313 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadSharedReq 101 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 622 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 626 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 346 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 968 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 19904 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 972 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 20032 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 11072 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 30976 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 31104 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 484 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.002066 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.045455 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 486 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::mean 0.002058 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::stdev 0.045361 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 483 99.79% 99.79% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 485 99.79% 99.79% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::1 1 0.21% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 484 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 242000 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 486 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 243000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 466500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer0.occupancy 469500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.1 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 259500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.2 # Layer utilization (%) -system.membus.trans_dist::ReadResp 411 # Transaction distribution +system.membus.trans_dist::ReadResp 413 # Transaction distribution system.membus.trans_dist::ReadExReq 72 # Transaction distribution system.membus.trans_dist::ReadExResp 72 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 411 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 966 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 966 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30912 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 30912 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadSharedReq 413 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 970 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 970 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 31040 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 31040 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 483 # Request fanout histogram +system.membus.snoop_fanout::samples 485 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 483 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 485 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 483 # Request fanout histogram -system.membus.reqLayer0.occupancy 588000 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 485 # Request fanout histogram +system.membus.reqLayer0.occupancy 590500 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 2567750 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2579250 # Layer occupancy (ticks) system.membus.respLayer1.utilization 11.7 # Layer utilization (%) ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/config.ini index 1e89f2405..5f2701c66 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-atomic/config.ini @@ -29,6 +29,8 @@ multi_thread=false num_work_ids=16 readfile= symbolfile= +thermal_components= +thermal_model=Null work_begin_ckpt_count=0 work_begin_cpu_id_exit=-1 work_begin_exit_count=0 diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_Two_Level/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_Two_Level/config.ini index c48b9e2ab..b9631a6d8 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_Two_Level/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_Two_Level/config.ini @@ -29,6 +29,8 @@ multi_thread=false num_work_ids=16 readfile= symbolfile= +thermal_components= +thermal_model=Null work_begin_ckpt_count=0 work_begin_cpu_id_exit=-1 work_begin_exit_count=0 diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_Two_Level/simerr b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_Two_Level/simerr index 22fffb44f..ccfdd3697 100755 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_Two_Level/simerr +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MESI_Two_Level/simerr @@ -4,6 +4,8 @@ warn: rounding error > tolerance 1.250000 rounded to 1 warn: rounding error > tolerance 1.250000 rounded to 1 +warn: rounding error > tolerance + 1.250000 rounded to 1 warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes) warn: Sockets disabled, not accepting gdb connections warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files! diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/config.ini index 72c6ff442..7127384c1 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/config.ini @@ -29,6 +29,8 @@ multi_thread=false num_work_ids=16 readfile= symbolfile= +thermal_components= +thermal_model=Null work_begin_ckpt_count=0 work_begin_cpu_id_exit=-1 work_begin_exit_count=0 diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/simerr b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/simerr index 22fffb44f..ccfdd3697 100755 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/simerr +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_directory/simerr @@ -4,6 +4,8 @@ warn: rounding error > tolerance 1.250000 rounded to 1 warn: rounding error > tolerance 1.250000 rounded to 1 +warn: rounding error > tolerance + 1.250000 rounded to 1 warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes) warn: Sockets disabled, not accepting gdb connections warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files! diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/config.ini index f83b6e49b..072c6d45b 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/config.ini @@ -29,6 +29,8 @@ multi_thread=false num_work_ids=16 readfile= symbolfile= +thermal_components= +thermal_model=Null work_begin_ckpt_count=0 work_begin_cpu_id_exit=-1 work_begin_exit_count=0 diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/simerr b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/simerr index 22fffb44f..ccfdd3697 100755 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/simerr +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_CMP_token/simerr @@ -4,6 +4,8 @@ warn: rounding error > tolerance 1.250000 rounded to 1 warn: rounding error > tolerance 1.250000 rounded to 1 +warn: rounding error > tolerance + 1.250000 rounded to 1 warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes) warn: Sockets disabled, not accepting gdb connections warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files! diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/config.ini index 7e20448ad..2fd013908 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/config.ini @@ -29,6 +29,8 @@ multi_thread=false num_work_ids=16 readfile= symbolfile= +thermal_components= +thermal_model=Null work_begin_ckpt_count=0 work_begin_cpu_id_exit=-1 work_begin_exit_count=0 diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/simerr b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/simerr index 22fffb44f..ccfdd3697 100755 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/simerr +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby-MOESI_hammer/simerr @@ -4,6 +4,8 @@ warn: rounding error > tolerance 1.250000 rounded to 1 warn: rounding error > tolerance 1.250000 rounded to 1 +warn: rounding error > tolerance + 1.250000 rounded to 1 warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes) warn: Sockets disabled, not accepting gdb connections warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files! diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby/config.ini index b3071363a..2d08f440e 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby/config.ini @@ -29,6 +29,8 @@ multi_thread=false num_work_ids=16 readfile= symbolfile= +thermal_components= +thermal_model=Null work_begin_ckpt_count=0 work_begin_cpu_id_exit=-1 work_begin_exit_count=0 diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby/simerr b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby/simerr index 22fffb44f..ccfdd3697 100755 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby/simerr +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing-ruby/simerr @@ -4,6 +4,8 @@ warn: rounding error > tolerance 1.250000 rounded to 1 warn: rounding error > tolerance 1.250000 rounded to 1 +warn: rounding error > tolerance + 1.250000 rounded to 1 warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (256 Mbytes) warn: Sockets disabled, not accepting gdb connections warn: Replacement policy updates recently became the responsibility of SLICC state machines. Make sure to setMRU() near callbacks in .sm files! diff --git a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/config.ini b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/config.ini index 11ab1d0ac..68b35910c 100644 --- a/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/config.ini +++ b/tests/quick/se/00.hello/ref/alpha/linux/simple-timing/config.ini @@ -29,6 +29,8 @@ multi_thread=false num_work_ids=16 readfile= symbolfile= +thermal_components= +thermal_model=Null work_begin_ckpt_count=0 work_begin_cpu_id_exit=-1 work_begin_exit_count=0 |