diff options
Diffstat (limited to 'tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt')
| -rw-r--r-- | tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt | 950 |
1 files changed, 480 insertions, 470 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt index cdae5e837..cecea8f6e 100644 --- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt @@ -1,19 +1,19 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000013 # Number of seconds simulated -sim_ticks 12542500 # Number of ticks simulated -final_tick 12542500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 13358500 # Number of ticks simulated +final_tick 13358500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 60996 # Simulator instruction rate (inst/s) -host_op_rate 60977 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 320317516 # Simulator tick rate (ticks/s) -host_mem_usage 253100 # Number of bytes of host memory used -host_seconds 0.04 # Real time elapsed on the host +host_inst_rate 53089 # Simulator instruction rate (inst/s) +host_op_rate 53060 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 296795260 # Simulator tick rate (ticks/s) +host_mem_usage 251260 # Number of bytes of host memory used +host_seconds 0.05 # Real time elapsed on the host sim_insts 2387 # Number of instructions simulated sim_ops 2387 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.pwrStateResidencyTicks::UNDEFINED 12542500 # Cumulative time (in ticks) in various power states +system.physmem.pwrStateResidencyTicks::UNDEFINED 13358500 # Cumulative time (in ticks) in various power states system.physmem.bytes_read::cpu.inst 11968 # Number of bytes read from this memory system.physmem.bytes_read::cpu.data 5440 # Number of bytes read from this memory system.physmem.bytes_read::total 17408 # Number of bytes read from this memory @@ -22,14 +22,14 @@ system.physmem.bytes_inst_read::total 11968 # Nu system.physmem.num_reads::cpu.inst 187 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 85 # Number of read requests responded to by this memory system.physmem.num_reads::total 272 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 954195735 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 433725334 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1387921068 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 954195735 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 954195735 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 954195735 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 433725334 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1387921068 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 895908972 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 407231351 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1303140323 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 895908972 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 895908972 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 895908972 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 407231351 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1303140323 # Total bandwidth to/from this memory (bytes/s) system.physmem.readReqs 272 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted system.physmem.readBursts 272 # Number of DRAM read bursts, including those serviced by the write queue @@ -76,7 +76,7 @@ system.physmem.perBankWrBursts::14 0 # Pe system.physmem.perBankWrBursts::15 0 # Per bank write bursts system.physmem.numRdRetry 0 # Number of times read queue was full causing retry system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 12445000 # Total gap between requests +system.physmem.totGap 13255000 # Total gap between requests system.physmem.readPktSize::0 0 # Read request sizes (log2) system.physmem.readPktSize::1 0 # Read request sizes (log2) system.physmem.readPktSize::2 0 # Read request sizes (log2) @@ -91,10 +91,10 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 157 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 155 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 80 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 29 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 5 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 28 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 8 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 1 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -188,81 +188,91 @@ system.physmem.wrQLenPdf::61 0 # Wh system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see system.physmem.bytesPerActivate::samples 36 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 394.666667 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 235.952583 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 357.320824 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 384 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 235.532687 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 344.140835 # Bytes accessed per row activation system.physmem.bytesPerActivate::0-127 12 33.33% 33.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 5 13.89% 47.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 3 8.33% 55.56% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 3 8.33% 63.89% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 3 8.33% 72.22% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 2 5.56% 77.78% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 2 5.56% 83.33% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 4 11.11% 44.44% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 4 11.11% 55.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 6 16.67% 72.22% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 2 5.56% 77.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 1 2.78% 80.56% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1 2.78% 83.33% # Bytes accessed per row activation system.physmem.bytesPerActivate::896-1023 1 2.78% 86.11% # Bytes accessed per row activation system.physmem.bytesPerActivate::1024-1151 5 13.89% 100.00% # Bytes accessed per row activation system.physmem.bytesPerActivate::total 36 # Bytes accessed per row activation -system.physmem.totQLat 1866000 # Total ticks spent queuing -system.physmem.totMemAccLat 6966000 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totQLat 3364250 # Total ticks spent queuing +system.physmem.totMemAccLat 8464250 # Total ticks spent from burst creation until serviced by the DRAM system.physmem.totBusLat 1360000 # Total ticks spent in databus transfers -system.physmem.avgQLat 6860.29 # Average queueing delay per DRAM burst +system.physmem.avgQLat 12368.57 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 25610.29 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1387.92 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 31118.57 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1303.14 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1387.92 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1303.14 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 10.84 # Data bus utilization in percentage -system.physmem.busUtilRead 10.84 # Data bus utilization in percentage for reads +system.physmem.busUtil 10.18 # Data bus utilization in percentage +system.physmem.busUtilRead 10.18 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.70 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.73 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 226 # Number of row buffer hits during reads +system.physmem.readRowHits 224 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 83.09 # Row buffer hit rate for reads +system.physmem.readRowHitRate 82.35 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 45753.68 # Average gap between requests -system.physmem.pageHitRate 83.09 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 68040 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 37125 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 585000 # Energy for read commands per rank (pJ) +system.physmem.avgGap 48731.62 # Average gap between requests +system.physmem.pageHitRate 82.35 # Row buffer hit rate, read and write combined +system.physmem_0.actEnergy 99960 # Energy for activate commands per rank (pJ) +system.physmem_0.preEnergy 37950 # Energy for precharge commands per rank (pJ) +system.physmem_0.readEnergy 756840 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 508560 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 5478840 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 21750 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 6699315 # Total energy per rank (pJ) -system.physmem_0.averagePower 832.600901 # Core power per rank (mW) -system.physmem_0.memoryStateTime::IDLE 22500 # Time in different power states +system.physmem_0.refreshEnergy 614640.000000 # Energy for refresh commands per rank (pJ) +system.physmem_0.actBackEnergy 1355460 # Energy for active background per rank (pJ) +system.physmem_0.preBackEnergy 21600 # Energy for precharge background per rank (pJ) +system.physmem_0.actPowerDownEnergy 4583370 # Energy for active power-down per rank (pJ) +system.physmem_0.prePowerDownEnergy 107040 # Energy for precharge power-down per rank (pJ) +system.physmem_0.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) +system.physmem_0.totalEnergy 7576860 # Total energy per rank (pJ) +system.physmem_0.averagePower 567.183307 # Core power per rank (mW) +system.physmem_0.totalIdleTime 10278500 # Total Idle time Per DRAM Rank +system.physmem_0.memoryStateTime::IDLE 28500 # Time in different power states system.physmem_0.memoryStateTime::REF 260000 # Time in different power states -system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 7777500 # Time in different power states -system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 128520 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 70125 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 787800 # Energy for read commands per rank (pJ) +system.physmem_0.memoryStateTime::SREF 0 # Time in different power states +system.physmem_0.memoryStateTime::PRE_PDN 279000 # Time in different power states +system.physmem_0.memoryStateTime::ACT 2735250 # Time in different power states +system.physmem_0.memoryStateTime::ACT_PDN 10055750 # Time in different power states +system.physmem_1.actEnergy 242760 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 98670 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 1185240 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 508560 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 5198400 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 267750 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 6961155 # Total energy per rank (pJ) -system.physmem_1.averagePower 865.142768 # Core power per rank (mW) -system.physmem_1.memoryStateTime::IDLE 432500 # Time in different power states +system.physmem_1.refreshEnergy 614640.000000 # Energy for refresh commands per rank (pJ) +system.physmem_1.actBackEnergy 1822290 # Energy for active background per rank (pJ) +system.physmem_1.preBackEnergy 183840 # Energy for precharge background per rank (pJ) +system.physmem_1.actPowerDownEnergy 4050420 # Energy for active power-down per rank (pJ) +system.physmem_1.prePowerDownEnergy 480 # Energy for precharge power-down per rank (pJ) +system.physmem_1.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) +system.physmem_1.totalEnergy 8198340 # Total energy per rank (pJ) +system.physmem_1.averagePower 613.705624 # Core power per rank (mW) +system.physmem_1.totalIdleTime 8246250 # Total Idle time Per DRAM Rank +system.physmem_1.memoryStateTime::IDLE 450500 # Time in different power states system.physmem_1.memoryStateTime::REF 260000 # Time in different power states -system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_1.memoryStateTime::ACT 7367500 # Time in different power states -system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.pwrStateResidencyTicks::UNDEFINED 12542500 # Cumulative time (in ticks) in various power states -system.cpu.branchPred.lookups 1001 # Number of BP lookups -system.cpu.branchPred.condPredicted 492 # Number of conditional branches predicted +system.physmem_1.memoryStateTime::SREF 0 # Time in different power states +system.physmem_1.memoryStateTime::PRE_PDN 1250 # Time in different power states +system.physmem_1.memoryStateTime::ACT 3767500 # Time in different power states +system.physmem_1.memoryStateTime::ACT_PDN 8879250 # Time in different power states +system.pwrStateResidencyTicks::UNDEFINED 13358500 # Cumulative time (in ticks) in various power states +system.cpu.branchPred.lookups 994 # Number of BP lookups +system.cpu.branchPred.condPredicted 488 # Number of conditional branches predicted system.cpu.branchPred.condIncorrect 213 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 687 # Number of BTB lookups -system.cpu.branchPred.BTBHits 176 # Number of BTB hits +system.cpu.branchPred.BTBLookups 684 # Number of BTB lookups +system.cpu.branchPred.BTBHits 175 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 25.618632 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 220 # Number of times the RAS was used to get a target. +system.cpu.branchPred.BTBHitPct 25.584795 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 218 # Number of times the RAS was used to get a target. system.cpu.branchPred.RASInCorrect 18 # Number of incorrect RAS predictions. -system.cpu.branchPred.indirectLookups 100 # Number of indirect predictor lookups. -system.cpu.branchPred.indirectHits 3 # Number of indirect target hits. +system.cpu.branchPred.indirectLookups 99 # Number of indirect predictor lookups. +system.cpu.branchPred.indirectHits 2 # Number of indirect target hits. system.cpu.branchPred.indirectMisses 97 # Number of indirect misses. system.cpu.branchPredindirectMispredicted 33 # Number of mispredicted indirect branches. system.cpu_clk_domain.clock 500 # Clock period in ticks @@ -270,22 +280,22 @@ system.cpu.dtb.fetch_hits 0 # IT system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 712 # DTB read hits -system.cpu.dtb.read_misses 13 # DTB read misses +system.cpu.dtb.read_hits 705 # DTB read hits +system.cpu.dtb.read_misses 10 # DTB read misses system.cpu.dtb.read_acv 1 # DTB read access violations -system.cpu.dtb.read_accesses 725 # DTB read accesses +system.cpu.dtb.read_accesses 715 # DTB read accesses system.cpu.dtb.write_hits 349 # DTB write hits -system.cpu.dtb.write_misses 17 # DTB write misses +system.cpu.dtb.write_misses 16 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 366 # DTB write accesses -system.cpu.dtb.data_hits 1061 # DTB hits -system.cpu.dtb.data_misses 30 # DTB misses +system.cpu.dtb.write_accesses 365 # DTB write accesses +system.cpu.dtb.data_hits 1054 # DTB hits +system.cpu.dtb.data_misses 26 # DTB misses system.cpu.dtb.data_acv 1 # DTB access violations -system.cpu.dtb.data_accesses 1091 # DTB accesses -system.cpu.itb.fetch_hits 877 # ITB hits +system.cpu.dtb.data_accesses 1080 # DTB accesses +system.cpu.itb.fetch_hits 872 # ITB hits system.cpu.itb.fetch_misses 32 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 909 # ITB accesses +system.cpu.itb.fetch_accesses 904 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -299,193 +309,193 @@ system.cpu.itb.data_misses 0 # DT system.cpu.itb.data_acv 0 # DTB access violations system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload.num_syscalls 4 # Number of system calls -system.cpu.pwrStateResidencyTicks::ON 12542500 # Cumulative time (in ticks) in various power states -system.cpu.numCycles 25086 # number of cpu cycles simulated +system.cpu.pwrStateResidencyTicks::ON 13358500 # Cumulative time (in ticks) in various power states +system.cpu.numCycles 26718 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 4377 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 6059 # Number of instructions fetch has processed -system.cpu.fetch.Branches 1001 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 399 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 1174 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.icacheStallCycles 4379 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 6026 # Number of instructions fetch has processed +system.cpu.fetch.Branches 994 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 395 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 1172 # Number of cycles fetch has run and was not squashing or blocked system.cpu.fetch.SquashCycles 472 # Number of cycles fetch has spent squashing system.cpu.fetch.MiscStallCycles 18 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 1154 # Number of stall cycles due to pending traps +system.cpu.fetch.PendingTrapStallCycles 1202 # Number of stall cycles due to pending traps system.cpu.fetch.IcacheWaitRetryStallCycles 11 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 877 # Number of cache lines fetched +system.cpu.fetch.CacheLines 872 # Number of cache lines fetched system.cpu.fetch.IcacheSquashes 147 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 6970 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.869297 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.271813 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::samples 7018 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.858649 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.260497 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 5938 85.19% 85.19% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 27 0.39% 85.58% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 100 1.43% 87.02% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 87 1.25% 88.26% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 141 2.02% 90.29% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 81 1.16% 91.45% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 45 0.65% 92.09% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 76 1.09% 93.19% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 475 6.81% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 5993 85.39% 85.39% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 27 0.38% 85.78% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 97 1.38% 87.16% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 87 1.24% 88.40% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 140 1.99% 90.40% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 81 1.15% 91.55% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 45 0.64% 92.19% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 75 1.07% 93.26% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 473 6.74% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 6970 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.039903 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.241529 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 5221 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 627 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 919 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 40 # Number of cycles decode is unblocking +system.cpu.fetch.rateDist::total 7018 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.037203 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.225541 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 5261 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 642 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 913 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 39 # Number of cycles decode is unblocking system.cpu.decode.SquashCycles 163 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 145 # Number of times decode resolved a branch +system.cpu.decode.BranchResolved 144 # Number of times decode resolved a branch system.cpu.decode.BranchMispred 75 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 5274 # Number of instructions handled by decode +system.cpu.decode.DecodedInsts 5228 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 263 # Number of squashed instructions handled by decode system.cpu.rename.SquashCycles 163 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 5296 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 329 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 290 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 881 # Number of cycles rename is running +system.cpu.rename.IdleCycles 5336 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 333 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 302 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 873 # Number of cycles rename is running system.cpu.rename.UnblockCycles 11 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 5069 # Number of instructions processed by rename +system.cpu.rename.RenamedInsts 5015 # Number of instructions processed by rename system.cpu.rename.ROBFullEvents 1 # Number of times rename has blocked due to ROB full system.cpu.rename.IQFullEvents 2 # Number of times rename has blocked due to IQ full -system.cpu.rename.RenamedOperands 3638 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 5669 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 5662 # Number of integer rename lookups +system.cpu.rename.RenamedOperands 3598 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 5603 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 5596 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 6 # Number of floating rename lookups system.cpu.rename.CommittedMaps 1768 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 1870 # Number of HB maps that are undone due to squashing +system.cpu.rename.UndoneMaps 1830 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 8 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 6 # count of temporary serializing insts renamed system.cpu.rename.skidInsts 62 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 846 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 428 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. +system.cpu.memDep0.insertedLoads 838 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 424 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 0 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 4387 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 4336 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 6 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 3758 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 28 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 2005 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 1025 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqInstsIssued 3724 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 19 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 1954 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 987 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 6970 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.539168 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.278867 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 7018 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.530636 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.266302 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 5524 79.25% 79.25% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 467 6.70% 85.95% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 343 4.92% 90.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 254 3.64% 94.52% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 193 2.77% 97.29% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 103 1.48% 98.77% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 56 0.80% 99.57% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 20 0.29% 99.86% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 10 0.14% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 5580 79.51% 79.51% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 466 6.64% 86.15% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 341 4.86% 91.01% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 254 3.62% 94.63% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 190 2.71% 97.34% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 104 1.48% 98.82% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 55 0.78% 99.60% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 20 0.28% 99.89% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 8 0.11% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 6970 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 7018 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 6 9.84% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 9.84% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 31 50.82% 60.66% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 24 39.34% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 6 10.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 10.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 30 50.00% 60.00% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 24 40.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 2627 69.90% 69.90% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 1 0.03% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 69.93% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 757 20.14% 90.07% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 373 9.93% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 2606 69.98% 69.98% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 1 0.03% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.01% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 745 20.01% 90.01% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 372 9.99% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 3758 # Type of FU issued -system.cpu.iq.rate 0.149805 # Inst issue rate -system.cpu.iq.fu_busy_cnt 61 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.016232 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 14562 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 6395 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 3419 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_0::total 3724 # Type of FU issued +system.cpu.iq.rate 0.139382 # Inst issue rate +system.cpu.iq.fu_busy_cnt 60 # FU busy when requested +system.cpu.iq.fu_busy_rate 0.016112 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 14532 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 6293 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 3394 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 13 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 6 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 6 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 3812 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 3777 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 7 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 33 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 32 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 431 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 423 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 4 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 134 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedStores 130 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 56 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread0.cacheBlocked 42 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle system.cpu.iew.iewSquashCycles 163 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 299 # Number of cycles IEW is blocking +system.cpu.iew.iewBlockCycles 304 # Number of cycles IEW is blocking system.cpu.iew.iewUnblockCycles 3 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 4700 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispatchedInsts 4648 # Number of instructions dispatched to IQ system.cpu.iew.iewDispSquashedInsts 46 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 846 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 428 # Number of dispatched store instructions +system.cpu.iew.iewDispLoadInsts 838 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 424 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 6 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 3 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall @@ -493,41 +503,41 @@ system.cpu.iew.memOrderViolationEvents 4 # Nu system.cpu.iew.predictedTakenIncorrect 33 # Number of branches that were predicted taken incorrectly system.cpu.iew.predictedNotTakenIncorrect 132 # Number of branches that were predicted not taken incorrectly system.cpu.iew.branchMispredicts 165 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 3634 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 727 # Number of load instructions executed +system.cpu.iew.iewExecutedInsts 3600 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 717 # Number of load instructions executed system.cpu.iew.iewExecSquashedInsts 124 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 307 # number of nop insts executed -system.cpu.iew.exec_refs 1093 # number of memory reference insts executed -system.cpu.iew.exec_branches 599 # Number of branches executed -system.cpu.iew.exec_stores 366 # Number of stores executed -system.cpu.iew.exec_rate 0.144862 # Inst execution rate -system.cpu.iew.wb_sent 3483 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 3425 # cumulative count of insts written-back -system.cpu.iew.wb_producers 1633 # num instructions producing a value -system.cpu.iew.wb_consumers 2097 # num instructions consuming a value -system.cpu.iew.wb_rate 0.136530 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.778732 # average fanout of values written-back -system.cpu.commit.commitSquashedInsts 2122 # The number of squashed insts skipped by commit +system.cpu.iew.exec_nop 306 # number of nop insts executed +system.cpu.iew.exec_refs 1082 # number of memory reference insts executed +system.cpu.iew.exec_branches 595 # Number of branches executed +system.cpu.iew.exec_stores 365 # Number of stores executed +system.cpu.iew.exec_rate 0.134741 # Inst execution rate +system.cpu.iew.wb_sent 3453 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 3400 # cumulative count of insts written-back +system.cpu.iew.wb_producers 1619 # num instructions producing a value +system.cpu.iew.wb_consumers 2076 # num instructions consuming a value +system.cpu.iew.wb_rate 0.127255 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.779865 # average fanout of values written-back +system.cpu.commit.commitSquashedInsts 2070 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 4 # The number of times commit has been forced to stall to communicate backwards system.cpu.commit.branchMispredicts 140 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 6555 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.392982 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.248476 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::samples 6610 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.389713 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.245121 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 5684 86.71% 86.71% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 198 3.02% 89.73% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 318 4.85% 94.58% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 118 1.80% 96.38% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 63 0.96% 97.35% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 53 0.81% 98.15% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 37 0.56% 98.72% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 23 0.35% 99.07% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 61 0.93% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 5740 86.84% 86.84% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 197 2.98% 89.82% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 319 4.83% 94.64% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 117 1.77% 96.41% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 63 0.95% 97.37% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 53 0.80% 98.17% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 36 0.54% 98.71% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 23 0.35% 99.06% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 62 0.94% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 6555 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 6610 # Number of insts commited each cycle system.cpu.commit.committedInsts 2576 # Number of instructions committed system.cpu.commit.committedOps 2576 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -573,47 +583,47 @@ system.cpu.commit.op_class_0::MemWrite 294 11.41% 100.00% # Cl system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::total 2576 # Class of committed instruction -system.cpu.commit.bw_lim_events 61 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 10945 # The number of ROB reads -system.cpu.rob.rob_writes 9815 # The number of ROB writes +system.cpu.commit.bw_lim_events 62 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 10947 # The number of ROB reads +system.cpu.rob.rob_writes 9704 # The number of ROB writes system.cpu.timesIdled 154 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 18116 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.idleCycles 19700 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 2387 # Number of Instructions Simulated system.cpu.committedOps 2387 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 10.509426 # CPI: Cycles Per Instruction -system.cpu.cpi_total 10.509426 # CPI: Total CPI of All Threads -system.cpu.ipc 0.095153 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.095153 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 4383 # number of integer regfile reads -system.cpu.int_regfile_writes 2640 # number of integer regfile writes +system.cpu.cpi 11.193129 # CPI: Cycles Per Instruction +system.cpu.cpi_total 11.193129 # CPI: Total CPI of All Threads +system.cpu.ipc 0.089341 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.089341 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 4344 # number of integer regfile reads +system.cpu.int_regfile_writes 2618 # number of integer regfile writes system.cpu.fp_regfile_reads 6 # number of floating regfile reads system.cpu.misc_regfile_reads 1 # number of misc regfile reads system.cpu.misc_regfile_writes 1 # number of misc regfile writes -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 12542500 # Cumulative time (in ticks) in various power states +system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 13358500 # Cumulative time (in ticks) in various power states system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 45.419736 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 735 # Total number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 45.378002 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 743 # Total number of references to valid blocks. system.cpu.dcache.tags.sampled_refs 85 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 8.647059 # Average number of references to valid blocks. +system.cpu.dcache.tags.avg_refs 8.741176 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 45.419736 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.011089 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.011089 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_blocks::cpu.data 45.378002 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.011079 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.011079 # Average percentage of cache occupancy system.cpu.dcache.tags.occ_task_id_blocks::1024 85 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 61 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 24 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::0 57 # Occupied blocks per task id +system.cpu.dcache.tags.age_task_id_blocks_1024::1 28 # Occupied blocks per task id system.cpu.dcache.tags.occ_task_id_percent::1024 0.020752 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 1919 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 1919 # Number of data accesses -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 12542500 # Cumulative time (in ticks) in various power states -system.cpu.dcache.ReadReq_hits::cpu.data 522 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 522 # number of ReadReq hits +system.cpu.dcache.tags.tag_accesses 1935 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 1935 # Number of data accesses +system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 13358500 # Cumulative time (in ticks) in various power states +system.cpu.dcache.ReadReq_hits::cpu.data 530 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 530 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 213 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 213 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 735 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 735 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 735 # number of overall hits -system.cpu.dcache.overall_hits::total 735 # number of overall hits +system.cpu.dcache.demand_hits::cpu.data 743 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 743 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 743 # number of overall hits +system.cpu.dcache.overall_hits::total 743 # number of overall hits system.cpu.dcache.ReadReq_misses::cpu.data 101 # number of ReadReq misses system.cpu.dcache.ReadReq_misses::total 101 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 81 # number of WriteReq misses @@ -622,43 +632,43 @@ system.cpu.dcache.demand_misses::cpu.data 182 # n system.cpu.dcache.demand_misses::total 182 # number of demand (read+write) misses system.cpu.dcache.overall_misses::cpu.data 182 # number of overall misses system.cpu.dcache.overall_misses::total 182 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 6754500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 6754500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 5744000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 5744000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 12498500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 12498500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 12498500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 12498500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 623 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 623 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_miss_latency::cpu.data 7124500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 7124500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 6134000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 6134000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 13258500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 13258500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 13258500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 13258500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 631 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 631 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 294 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 294 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 917 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 917 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 917 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 917 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.162119 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.162119 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 925 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 925 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 925 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 925 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.160063 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.160063 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.275510 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.275510 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.198473 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.198473 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.198473 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.198473 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 66876.237624 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 66876.237624 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 70913.580247 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 70913.580247 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 68673.076923 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 68673.076923 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 68673.076923 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 68673.076923 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 260 # number of cycles access was blocked +system.cpu.dcache.demand_miss_rate::cpu.data 0.196757 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.196757 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.196757 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.196757 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70539.603960 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 70539.603960 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 75728.395062 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 75728.395062 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 72848.901099 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 72848.901099 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 72848.901099 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 72848.901099 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 269 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 6 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 4 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 43.333333 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 67.250000 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.ReadReq_mshr_hits::cpu.data 40 # number of ReadReq MSHR hits system.cpu.dcache.ReadReq_mshr_hits::total 40 # number of ReadReq MSHR hits @@ -676,138 +686,138 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 85 system.cpu.dcache.demand_mshr_misses::total 85 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 85 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 85 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4858000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4858000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1875000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 1875000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6733000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 6733000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6733000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 6733000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.097913 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.097913 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5157500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 5157500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2004000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 2004000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7161500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 7161500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7161500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 7161500 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.096672 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.096672 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.081633 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.081633 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.092694 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.092694 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.092694 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.092694 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 79639.344262 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 79639.344262 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 78125 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78125 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 79211.764706 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 79211.764706 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 79211.764706 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 79211.764706 # average overall mshr miss latency -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 12542500 # Cumulative time (in ticks) in various power states +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.091892 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.091892 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.091892 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.091892 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 84549.180328 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84549.180328 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 83500 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83500 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84252.941176 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 84252.941176 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84252.941176 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 84252.941176 # average overall mshr miss latency +system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 13358500 # Cumulative time (in ticks) in various power states system.cpu.icache.tags.replacements 0 # number of replacements -system.cpu.icache.tags.tagsinuse 90.302659 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 624 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 89.996713 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 618 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 187 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 3.336898 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 3.304813 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 90.302659 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.044093 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.044093 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 89.996713 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.043944 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.043944 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 187 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 156 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 31 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::0 150 # Occupied blocks per task id +system.cpu.icache.tags.age_task_id_blocks_1024::1 37 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.091309 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 1941 # Number of tag accesses -system.cpu.icache.tags.data_accesses 1941 # Number of data accesses -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 12542500 # Cumulative time (in ticks) in various power states -system.cpu.icache.ReadReq_hits::cpu.inst 624 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 624 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 624 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 624 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 624 # number of overall hits -system.cpu.icache.overall_hits::total 624 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 253 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 253 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 253 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 253 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 253 # number of overall misses -system.cpu.icache.overall_misses::total 253 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 19081499 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 19081499 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 19081499 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 19081499 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 19081499 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 19081499 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 877 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 877 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 877 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 877 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 877 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 877 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.288483 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.288483 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.288483 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.288483 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.288483 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.288483 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75420.944664 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 75420.944664 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 75420.944664 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 75420.944664 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 75420.944664 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 75420.944664 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 127 # number of cycles access was blocked +system.cpu.icache.tags.tag_accesses 1931 # Number of tag accesses +system.cpu.icache.tags.data_accesses 1931 # Number of data accesses +system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 13358500 # Cumulative time (in ticks) in various power states +system.cpu.icache.ReadReq_hits::cpu.inst 618 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 618 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 618 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 618 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 618 # number of overall hits +system.cpu.icache.overall_hits::total 618 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 254 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 254 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 254 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 254 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 254 # number of overall misses +system.cpu.icache.overall_misses::total 254 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 20808999 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 20808999 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 20808999 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 20808999 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 20808999 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 20808999 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 872 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 872 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 872 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 872 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 872 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 872 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.291284 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.291284 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.291284 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.291284 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.291284 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.291284 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 81925.192913 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 81925.192913 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 81925.192913 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 81925.192913 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 81925.192913 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 81925.192913 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 131 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 63.500000 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 65.500000 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 66 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 66 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 66 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 66 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 66 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 66 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 67 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 67 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 67 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 67 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 67 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 67 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 187 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 187 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 187 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 187 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 187 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 187 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14560999 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 14560999 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14560999 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 14560999 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14560999 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 14560999 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.213227 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.213227 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.213227 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.213227 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.213227 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.213227 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 77866.304813 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77866.304813 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 77866.304813 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 77866.304813 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 77866.304813 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 77866.304813 # average overall mshr miss latency -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 12542500 # Cumulative time (in ticks) in various power states +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 15635499 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 15635499 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 15635499 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 15635499 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 15635499 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 15635499 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.214450 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.214450 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.214450 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.214450 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.214450 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.214450 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 83612.294118 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83612.294118 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 83612.294118 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 83612.294118 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 83612.294118 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 83612.294118 # average overall mshr miss latency +system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 13358500 # Cumulative time (in ticks) in various power states system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 135.950101 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 135.588512 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 0 # Total number of references to valid blocks. system.cpu.l2cache.tags.sampled_refs 272 # Sample count of references to valid blocks. system.cpu.l2cache.tags.avg_refs 0 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 90.459206 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 45.490894 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002761 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001388 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.004149 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 90.143699 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 45.444813 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002751 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001387 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.004138 # Average percentage of cache occupancy system.cpu.l2cache.tags.occ_task_id_blocks::1024 272 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 217 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 55 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 207 # Occupied blocks per task id +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 65 # Occupied blocks per task id system.cpu.l2cache.tags.occ_task_id_percent::1024 0.008301 # Percentage of cache occupancy per task id system.cpu.l2cache.tags.tag_accesses 2448 # Number of tag accesses system.cpu.l2cache.tags.data_accesses 2448 # Number of data accesses -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 12542500 # Cumulative time (in ticks) in various power states +system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 13358500 # Cumulative time (in ticks) in various power states system.cpu.l2cache.ReadExReq_misses::cpu.data 24 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 24 # number of ReadExReq misses system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 187 # number of ReadCleanReq misses @@ -820,18 +830,18 @@ system.cpu.l2cache.demand_misses::total 272 # nu system.cpu.l2cache.overall_misses::cpu.inst 187 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 85 # number of overall misses system.cpu.l2cache.overall_misses::total 272 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1837500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 1837500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 14279500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 14279500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 4766500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 4766500 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 14279500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 6604000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 20883500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 14279500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 6604000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 20883500 # number of overall miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1966500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 1966500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 15354000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 15354000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 5066000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 5066000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 15354000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7032500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 22386500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 15354000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7032500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 22386500 # number of overall miss cycles system.cpu.l2cache.ReadExReq_accesses::cpu.data 24 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 24 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 187 # number of ReadCleanReq accesses(hits+misses) @@ -856,18 +866,18 @@ system.cpu.l2cache.demand_miss_rate::total 1 # system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 1 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 76562.500000 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76562.500000 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 76360.962567 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 76360.962567 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 78139.344262 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 78139.344262 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76360.962567 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77694.117647 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 76777.573529 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76360.962567 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77694.117647 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 76777.573529 # average overall miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81937.500000 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 81937.500000 # average ReadExReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 82106.951872 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 82106.951872 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 83049.180328 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 83049.180328 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 82106.951872 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 82735.294118 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 82303.308824 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 82106.951872 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 82735.294118 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 82303.308824 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -886,18 +896,18 @@ system.cpu.l2cache.demand_mshr_misses::total 272 system.cpu.l2cache.overall_mshr_misses::cpu.inst 187 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 85 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 272 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1597500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1597500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 12409500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 12409500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 4156500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 4156500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 12409500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5754000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 18163500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 12409500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5754000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 18163500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1726500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1726500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 13484000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 13484000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 4456000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 4456000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 13484000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6182500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 19666500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 13484000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6182500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 19666500 # number of overall MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses @@ -910,25 +920,25 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 1 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 66562.500000 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 66562.500000 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 66360.962567 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66360.962567 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 68139.344262 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 68139.344262 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 66360.962567 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 67694.117647 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 66777.573529 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 66360.962567 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 67694.117647 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 66777.573529 # average overall mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 71937.500000 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 71937.500000 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72106.951872 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 72106.951872 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 73049.180328 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73049.180328 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 72106.951872 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 72735.294118 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 72303.308824 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 72106.951872 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 72735.294118 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 72303.308824 # average overall mshr miss latency system.cpu.toL2Bus.snoop_filter.tot_requests 272 # Total number of requests made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 12542500 # Cumulative time (in ticks) in various power states +system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 13358500 # Cumulative time (in ticks) in various power states system.cpu.toL2Bus.trans_dist::ReadResp 248 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 24 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 24 # Transaction distribution @@ -954,9 +964,9 @@ system.cpu.toL2Bus.snoop_fanout::min_value 0 # system.cpu.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::total 272 # Request fanout histogram system.cpu.toL2Bus.reqLayer0.occupancy 136000 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 1.1 # Layer utilization (%) +system.cpu.toL2Bus.reqLayer0.utilization 1.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 280500 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer0.utilization 2.2 # Layer utilization (%) +system.cpu.toL2Bus.respLayer0.utilization 2.1 # Layer utilization (%) system.cpu.toL2Bus.respLayer1.occupancy 127500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 1.0 # Layer utilization (%) system.membus.snoop_filter.tot_requests 272 # Total number of requests made to the snoop filter. @@ -965,7 +975,7 @@ system.membus.snoop_filter.hit_multi_requests 0 system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.pwrStateResidencyTicks::UNDEFINED 12542500 # Cumulative time (in ticks) in various power states +system.membus.pwrStateResidencyTicks::UNDEFINED 13358500 # Cumulative time (in ticks) in various power states system.membus.trans_dist::ReadResp 248 # Transaction distribution system.membus.trans_dist::ReadExReq 24 # Transaction distribution system.membus.trans_dist::ReadExResp 24 # Transaction distribution @@ -987,8 +997,8 @@ system.membus.snoop_fanout::min_value 0 # Re system.membus.snoop_fanout::max_value 0 # Request fanout histogram system.membus.snoop_fanout::total 272 # Request fanout histogram system.membus.reqLayer0.occupancy 337500 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 2.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 1440000 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 11.5 # Layer utilization (%) +system.membus.reqLayer0.utilization 2.5 # Layer utilization (%) +system.membus.respLayer1.occupancy 1437500 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 10.8 # Layer utilization (%) ---------- End Simulation Statistics ---------- |