summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt')
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt27
1 files changed, 14 insertions, 13 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt
index f9cbb8511..0c67bfe34 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/o3-timing/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000009 # Nu
sim_ticks 9059000 # Number of ticks simulated
final_tick 9059000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 28083 # Simulator instruction rate (inst/s)
-host_op_rate 28078 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 106544733 # Simulator tick rate (ticks/s)
-host_mem_usage 213348 # Number of bytes of host memory used
-host_seconds 0.09 # Real time elapsed on the host
+host_inst_rate 18337 # Simulator instruction rate (inst/s)
+host_op_rate 18335 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 69572663 # Simulator tick rate (ticks/s)
+host_mem_usage 270376 # Number of bytes of host memory used
+host_seconds 0.13 # Real time elapsed on the host
sim_insts 2387 # Number of instructions simulated
sim_ops 2387 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 11968 # Number of bytes read from this memory
@@ -185,6 +185,15 @@ system.physmem.writeRowHits 0 # Nu
system.physmem.readRowHitRate 83.82 # Row buffer hit rate for reads
system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
system.physmem.avgGap 33053.31 # Average gap between requests
+system.cpu.branchPred.lookups 1180 # Number of BP lookups
+system.cpu.branchPred.condPredicted 594 # Number of conditional branches predicted
+system.cpu.branchPred.condIncorrect 261 # Number of conditional branches incorrect
+system.cpu.branchPred.BTBLookups 806 # Number of BTB lookups
+system.cpu.branchPred.BTBHits 235 # Number of BTB hits
+system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
+system.cpu.branchPred.BTBHitPct 29.156328 # BTB Hit Percentage
+system.cpu.branchPred.usedRAS 227 # Number of times the RAS was used to get a target.
+system.cpu.branchPred.RASInCorrect 39 # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
@@ -221,14 +230,6 @@ system.cpu.workload.num_syscalls 4 # Nu
system.cpu.numCycles 18119 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
-system.cpu.BPredUnit.lookups 1180 # Number of BP lookups
-system.cpu.BPredUnit.condPredicted 594 # Number of conditional branches predicted
-system.cpu.BPredUnit.condIncorrect 261 # Number of conditional branches incorrect
-system.cpu.BPredUnit.BTBLookups 806 # Number of BTB lookups
-system.cpu.BPredUnit.BTBHits 235 # Number of BTB hits
-system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
-system.cpu.BPredUnit.usedRAS 227 # Number of times the RAS was used to get a target.
-system.cpu.BPredUnit.RASInCorrect 39 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 4211 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 7069 # Number of instructions fetch has processed
system.cpu.fetch.Branches 1180 # Number of branches that fetch encountered