summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt')
-rw-r--r--tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt45
1 files changed, 40 insertions, 5 deletions
diff --git a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt
index 293fb7685..3c031887e 100644
--- a/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt
+++ b/tests/quick/se/00.hello/ref/alpha/tru64/simple-timing-ruby-MOESI_hammer/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000035 # Nu
sim_ticks 35432 # Number of ticks simulated
final_tick 35432 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000 # Frequency of simulated ticks
-host_inst_rate 22204 # Simulator instruction rate (inst/s)
-host_op_rate 22201 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 305145 # Simulator tick rate (ticks/s)
-host_mem_usage 174496 # Number of bytes of host memory used
-host_seconds 0.12 # Real time elapsed on the host
+host_inst_rate 51262 # Simulator instruction rate (inst/s)
+host_op_rate 51245 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 704386 # Simulator tick rate (ticks/s)
+host_mem_usage 159904 # Number of bytes of host memory used
+host_seconds 0.05 # Real time elapsed on the host
sim_insts 2577 # Number of instructions simulated
sim_ops 2577 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -184,6 +184,41 @@ system.cpu.num_busy_cycles 35432 # Nu
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.Branches 396 # Number of branches fetched
+system.cpu.op_class::No_OpClass 189 7.31% 7.31% # Class of executed instruction
+system.cpu.op_class::IntAlu 1678 64.91% 72.22% # Class of executed instruction
+system.cpu.op_class::IntMult 1 0.04% 72.26% # Class of executed instruction
+system.cpu.op_class::IntDiv 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::FloatAdd 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::FloatCmp 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::FloatCvt 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::FloatMult 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::FloatDiv 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::FloatSqrt 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdAdd 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdAddAcc 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdAlu 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdCmp 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdCvt 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdMisc 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdMult 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdMultAcc 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdShift 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdShiftAcc 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdSqrt 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdFloatAdd 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdFloatAlu 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdFloatCmp 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdFloatCvt 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdFloatDiv 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdFloatMisc 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdFloatMult 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdFloatMultAcc 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::SimdFloatSqrt 0 0.00% 72.26% # Class of executed instruction
+system.cpu.op_class::MemRead 419 16.21% 88.47% # Class of executed instruction
+system.cpu.op_class::MemWrite 298 11.53% 100.00% # Class of executed instruction
+system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::total 2585 # Class of executed instruction
system.ruby.network.routers0.throttle0.link_utilization 6.200610
system.ruby.network.routers0.throttle0.msg_count.Response_Data::4 441
system.ruby.network.routers0.throttle0.msg_count.Writeback_Control::3 425