summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/arm/linux/minor-timing/simout
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/00.hello/ref/arm/linux/minor-timing/simout')
-rw-r--r--tests/quick/se/00.hello/ref/arm/linux/minor-timing/simout14
1 files changed, 14 insertions, 0 deletions
diff --git a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/simout b/tests/quick/se/00.hello/ref/arm/linux/minor-timing/simout
new file mode 100644
index 000000000..ccb773a26
--- /dev/null
+++ b/tests/quick/se/00.hello/ref/arm/linux/minor-timing/simout
@@ -0,0 +1,14 @@
+Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/minor-timing/simout
+Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/minor-timing/simerr
+gem5 Simulator System. http://gem5.org
+gem5 is copyrighted software; use the --copyright option for details.
+
+gem5 compiled May 7 2014 10:57:46
+gem5 started May 7 2014 13:43:16
+gem5 executing on cz3211bhr8
+command line: build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/minor-timing -re tests/run.py build/ARM/tests/opt/quick/se/00.hello/arm/linux/minor-timing
+Global frequency set at 1000000000000 ticks per second
+ 0: system.cpu.isa: ISA system set to: 0 0x6c0c360
+info: Entering event queue @ 0. Starting simulation...
+Hello world!
+Exiting @ tick 28041000 because target called exit()