diff options
Diffstat (limited to 'tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker')
4 files changed, 0 insertions, 2456 deletions
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini deleted file mode 100644 index 64046a027..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini +++ /dev/null @@ -1,1165 +0,0 @@ -[root] -type=Root -children=system -eventq_index=0 -full_system=false -sim_quantum=0 -time_sync_enable=false -time_sync_period=100000000000 -time_sync_spin_threshold=100000000 - -[system] -type=System -children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain -boot_osflags=a -cache_line_size=64 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -exit_on_work_items=false -init_param=0 -kernel= -kernel_addr_check=true -load_addr_mask=1099511627775 -load_offset=0 -mem_mode=timing -mem_ranges= -memories=system.physmem -mmap_using_noreserve=false -multi_thread=false -num_work_ids=16 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -readfile= -symbolfile= -thermal_components= -thermal_model=Null -work_begin_ckpt_count=0 -work_begin_cpu_id_exit=-1 -work_begin_exit_count=0 -work_cpus_ckpt_count=0 -work_end_ckpt_count=0 -work_end_exit_count=0 -work_item_id=-1 -system_port=system.membus.slave[0] - -[system.clk_domain] -type=SrcClockDomain -clock=1000 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.cpu] -type=DerivO3CPU -children=branchPred checker dcache dstage2_mmu dtb fuPool icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload -LFSTSize=1024 -LQEntries=32 -LSQCheckLoads=true -LSQDepCheckShift=4 -SQEntries=32 -SSITSize=1024 -activity=0 -backComSize=5 -branchPred=system.cpu.branchPred -cacheStorePorts=200 -checker=system.cpu.checker -clk_domain=system.cpu_clk_domain -commitToDecodeDelay=1 -commitToFetchDelay=1 -commitToIEWDelay=1 -commitToRenameDelay=1 -commitWidth=8 -cpu_id=0 -decodeToFetchDelay=1 -decodeToRenameDelay=1 -decodeWidth=8 -default_p_state=UNDEFINED -dispatchWidth=8 -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu.dstage2_mmu -dtb=system.cpu.dtb -eventq_index=0 -fetchBufferSize=64 -fetchQueueSize=32 -fetchToDecodeDelay=1 -fetchTrapLatency=1 -fetchWidth=8 -forwardComSize=5 -fuPool=system.cpu.fuPool -function_trace=false -function_trace_start=0 -iewToCommitDelay=1 -iewToDecodeDelay=1 -iewToFetchDelay=1 -iewToRenameDelay=1 -interrupts=system.cpu.interrupts -isa=system.cpu.isa -issueToExecuteDelay=1 -issueWidth=8 -istage2_mmu=system.cpu.istage2_mmu -itb=system.cpu.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -needsTSO=false -numIQEntries=64 -numPhysCCRegs=1280 -numPhysFloatRegs=256 -numPhysIntRegs=256 -numROBEntries=192 -numRobs=1 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -profile=0 -progress_interval=0 -renameToDecodeDelay=1 -renameToFetchDelay=1 -renameToIEWDelay=2 -renameToROBDelay=1 -renameWidth=8 -simpoint_start_insts= -smtCommitPolicy=RoundRobin -smtFetchPolicy=SingleThread -smtIQPolicy=Partitioned -smtIQThreshold=100 -smtLSQPolicy=Partitioned -smtLSQThreshold=100 -smtNumFetchingThreads=1 -smtROBPolicy=Partitioned -smtROBThreshold=100 -socket_id=0 -squashWidth=8 -store_set_clear_period=250000 -switched_out=false -syscallRetryLatency=10000 -system=system -tracer=system.cpu.tracer -trapLatency=13 -wbWidth=8 -workload=system.cpu.workload -dcache_port=system.cpu.dcache.cpu_side -icache_port=system.cpu.icache.cpu_side - -[system.cpu.branchPred] -type=TournamentBP -BTBEntries=4096 -BTBTagSize=16 -RASSize=16 -choiceCtrBits=2 -choicePredictorSize=8192 -eventq_index=0 -globalCtrBits=2 -globalPredictorSize=8192 -indirectHashGHR=true -indirectHashTargets=true -indirectPathLength=3 -indirectSets=256 -indirectTagSize=16 -indirectWays=2 -instShiftAmt=2 -localCtrBits=2 -localHistoryTableSize=2048 -localPredictorSize=2048 -numThreads=1 -useIndirect=true - -[system.cpu.checker] -type=O3Checker -children=dstage2_mmu dtb isa istage2_mmu itb tracer -checker=Null -clk_domain=system.cpu_clk_domain -cpu_id=0 -default_p_state=UNDEFINED -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu.checker.dstage2_mmu -dtb=system.cpu.checker.dtb -eventq_index=0 -exitOnError=false -function_trace=false -function_trace_start=0 -interrupts= -isa=system.cpu.checker.isa -istage2_mmu=system.cpu.checker.istage2_mmu -itb=system.cpu.checker.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -profile=0 -progress_interval=0 -simpoint_start_insts= -socket_id=0 -switched_out=false -syscallRetryLatency=10000 -system=system -tracer=system.cpu.checker.tracer -updateOnError=true -warnOnlyOnLoadError=true -workload=system.cpu.workload - -[system.cpu.checker.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.checker.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.checker.dtb - -[system.cpu.checker.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.checker.dstage2_mmu.stage2_tlb.walker - -[system.cpu.checker.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.checker.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.checker.dtb.walker - -[system.cpu.checker.dtb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[5] - -[system.cpu.checker.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -midr=1091551472 -pmu=Null -system=system - -[system.cpu.checker.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.checker.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.checker.itb - -[system.cpu.checker.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.checker.istage2_mmu.stage2_tlb.walker - -[system.cpu.checker.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.checker.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.checker.itb.walker - -[system.cpu.checker.itb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[4] - -[system.cpu.checker.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu.dcache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=262144 -system=system -tag_latency=2 -tags=system.cpu.dcache.tags -tgts_per_mshr=20 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu.dcache_port -mem_side=system.cpu.toL2Bus.slave[1] - -[system.cpu.dcache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=262144 -tag_latency=2 - -[system.cpu.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.dtb - -[system.cpu.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.dstage2_mmu.stage2_tlb.walker - -[system.cpu.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.dtb.walker - -[system.cpu.dtb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[3] - -[system.cpu.fuPool] -type=FUPool -children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 -FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8 -eventq_index=0 - -[system.cpu.fuPool.FUList0] -type=FUDesc -children=opList -count=6 -eventq_index=0 -opList=system.cpu.fuPool.FUList0.opList - -[system.cpu.fuPool.FUList0.opList] -type=OpDesc -eventq_index=0 -opClass=IntAlu -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList1] -type=FUDesc -children=opList0 opList1 -count=2 -eventq_index=0 -opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 - -[system.cpu.fuPool.FUList1.opList0] -type=OpDesc -eventq_index=0 -opClass=IntMult -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList1.opList1] -type=OpDesc -eventq_index=0 -opClass=IntDiv -opLat=20 -pipelined=false - -[system.cpu.fuPool.FUList2] -type=FUDesc -children=opList0 opList1 opList2 -count=4 -eventq_index=0 -opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2 - -[system.cpu.fuPool.FUList2.opList0] -type=OpDesc -eventq_index=0 -opClass=FloatAdd -opLat=2 -pipelined=true - -[system.cpu.fuPool.FUList2.opList1] -type=OpDesc -eventq_index=0 -opClass=FloatCmp -opLat=2 -pipelined=true - -[system.cpu.fuPool.FUList2.opList2] -type=OpDesc -eventq_index=0 -opClass=FloatCvt -opLat=2 -pipelined=true - -[system.cpu.fuPool.FUList3] -type=FUDesc -children=opList0 opList1 opList2 opList3 opList4 -count=2 -eventq_index=0 -opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 system.cpu.fuPool.FUList3.opList3 system.cpu.fuPool.FUList3.opList4 - -[system.cpu.fuPool.FUList3.opList0] -type=OpDesc -eventq_index=0 -opClass=FloatMult -opLat=4 -pipelined=true - -[system.cpu.fuPool.FUList3.opList1] -type=OpDesc -eventq_index=0 -opClass=FloatMultAcc -opLat=5 -pipelined=true - -[system.cpu.fuPool.FUList3.opList2] -type=OpDesc -eventq_index=0 -opClass=FloatMisc -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList3.opList3] -type=OpDesc -eventq_index=0 -opClass=FloatDiv -opLat=12 -pipelined=false - -[system.cpu.fuPool.FUList3.opList4] -type=OpDesc -eventq_index=0 -opClass=FloatSqrt -opLat=24 -pipelined=false - -[system.cpu.fuPool.FUList4] -type=FUDesc -children=opList0 opList1 -count=0 -eventq_index=0 -opList=system.cpu.fuPool.FUList4.opList0 system.cpu.fuPool.FUList4.opList1 - -[system.cpu.fuPool.FUList4.opList0] -type=OpDesc -eventq_index=0 -opClass=MemRead -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList4.opList1] -type=OpDesc -eventq_index=0 -opClass=FloatMemRead -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5] -type=FUDesc -children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 -count=4 -eventq_index=0 -opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19 - -[system.cpu.fuPool.FUList5.opList00] -type=OpDesc -eventq_index=0 -opClass=SimdAdd -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList01] -type=OpDesc -eventq_index=0 -opClass=SimdAddAcc -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList02] -type=OpDesc -eventq_index=0 -opClass=SimdAlu -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList03] -type=OpDesc -eventq_index=0 -opClass=SimdCmp -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList04] -type=OpDesc -eventq_index=0 -opClass=SimdCvt -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList05] -type=OpDesc -eventq_index=0 -opClass=SimdMisc -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList06] -type=OpDesc -eventq_index=0 -opClass=SimdMult -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList07] -type=OpDesc -eventq_index=0 -opClass=SimdMultAcc -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList08] -type=OpDesc -eventq_index=0 -opClass=SimdShift -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList09] -type=OpDesc -eventq_index=0 -opClass=SimdShiftAcc -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList10] -type=OpDesc -eventq_index=0 -opClass=SimdSqrt -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList11] -type=OpDesc -eventq_index=0 -opClass=SimdFloatAdd -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList12] -type=OpDesc -eventq_index=0 -opClass=SimdFloatAlu -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList13] -type=OpDesc -eventq_index=0 -opClass=SimdFloatCmp -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList14] -type=OpDesc -eventq_index=0 -opClass=SimdFloatCvt -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList15] -type=OpDesc -eventq_index=0 -opClass=SimdFloatDiv -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList16] -type=OpDesc -eventq_index=0 -opClass=SimdFloatMisc -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList17] -type=OpDesc -eventq_index=0 -opClass=SimdFloatMult -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList18] -type=OpDesc -eventq_index=0 -opClass=SimdFloatMultAcc -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList19] -type=OpDesc -eventq_index=0 -opClass=SimdFloatSqrt -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList6] -type=FUDesc -children=opList0 opList1 -count=0 -eventq_index=0 -opList=system.cpu.fuPool.FUList6.opList0 system.cpu.fuPool.FUList6.opList1 - -[system.cpu.fuPool.FUList6.opList0] -type=OpDesc -eventq_index=0 -opClass=MemWrite -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList6.opList1] -type=OpDesc -eventq_index=0 -opClass=FloatMemWrite -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList7] -type=FUDesc -children=opList0 opList1 opList2 opList3 -count=4 -eventq_index=0 -opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1 system.cpu.fuPool.FUList7.opList2 system.cpu.fuPool.FUList7.opList3 - -[system.cpu.fuPool.FUList7.opList0] -type=OpDesc -eventq_index=0 -opClass=MemRead -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList7.opList1] -type=OpDesc -eventq_index=0 -opClass=MemWrite -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList7.opList2] -type=OpDesc -eventq_index=0 -opClass=FloatMemRead -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList7.opList3] -type=OpDesc -eventq_index=0 -opClass=FloatMemWrite -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList8] -type=FUDesc -children=opList -count=1 -eventq_index=0 -opList=system.cpu.fuPool.FUList8.opList - -[system.cpu.fuPool.FUList8.opList] -type=OpDesc -eventq_index=0 -opClass=IprAccess -opLat=3 -pipelined=false - -[system.cpu.icache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=true -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=131072 -system=system -tag_latency=2 -tags=system.cpu.icache.tags -tgts_per_mshr=20 -write_buffers=8 -writeback_clean=true -cpu_side=system.cpu.icache_port -mem_side=system.cpu.toL2Bus.slave[0] - -[system.cpu.icache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=131072 -tag_latency=2 - -[system.cpu.interrupts] -type=ArmInterrupts -eventq_index=0 - -[system.cpu.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -midr=1091551472 -pmu=Null -system=system - -[system.cpu.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.itb - -[system.cpu.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.istage2_mmu.stage2_tlb.walker - -[system.cpu.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.itb.walker - -[system.cpu.itb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[2] - -[system.cpu.l2cache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=8 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=20 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=20 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=20 -sequential_access=false -size=2097152 -system=system -tag_latency=20 -tags=system.cpu.l2cache.tags -tgts_per_mshr=12 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu.toL2Bus.master[0] -mem_side=system.membus.slave[1] - -[system.cpu.l2cache.tags] -type=LRU -assoc=8 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=20 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=2097152 -tag_latency=20 - -[system.cpu.toL2Bus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=0 -frontend_latency=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=false -power_model=Null -response_latency=1 -snoop_filter=system.cpu.toL2Bus.snoop_filter -snoop_response_latency=1 -system=system -use_default_range=false -width=32 -master=system.cpu.l2cache.cpu_side -slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.checker.itb.walker.port system.cpu.checker.dtb.walker.port - -[system.cpu.toL2Bus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=0 -max_capacity=8388608 -system=system - -[system.cpu.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu.workload] -type=Process -cmd=hello -cwd= -drivers= -egid=100 -env= -errout=cerr -euid=100 -eventq_index=0 -executable=/usr/local/google/home/gabeblack/gem5/dist/m5/regression/test-progs/hello/bin/arm/linux/hello -gid=100 -input=cin -kvmInSE=false -maxStackSize=67108864 -output=cout -pgid=100 -pid=100 -ppid=0 -simpoint=0 -system=system -uid=100 -useArchPT=false - -[system.cpu_clk_domain] -type=SrcClockDomain -clock=500 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.dvfs_handler] -type=DVFSHandler -domains= -enable=false -eventq_index=0 -sys_clk_domain=system.clk_domain -transition_latency=100000000 - -[system.membus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=4 -frontend_latency=3 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=true -power_model=Null -response_latency=2 -snoop_filter=system.membus.snoop_filter -snoop_response_latency=4 -system=system -use_default_range=false -width=16 -master=system.physmem.port -slave=system.system_port system.cpu.l2cache.mem_side - -[system.membus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=1 -max_capacity=8388608 -system=system - -[system.physmem] -type=DRAMCtrl -IDD0=0.055000 -IDD02=0.000000 -IDD2N=0.032000 -IDD2N2=0.000000 -IDD2P0=0.000000 -IDD2P02=0.000000 -IDD2P1=0.032000 -IDD2P12=0.000000 -IDD3N=0.038000 -IDD3N2=0.000000 -IDD3P0=0.000000 -IDD3P02=0.000000 -IDD3P1=0.038000 -IDD3P12=0.000000 -IDD4R=0.157000 -IDD4R2=0.000000 -IDD4W=0.125000 -IDD4W2=0.000000 -IDD5=0.235000 -IDD52=0.000000 -IDD6=0.020000 -IDD62=0.000000 -VDD=1.500000 -VDD2=0.000000 -activation_limit=4 -addr_mapping=RoRaBaCoCh -bank_groups_per_rank=0 -banks_per_rank=8 -burst_length=8 -channels=1 -clk_domain=system.clk_domain -conf_table_reported=true -default_p_state=UNDEFINED -device_bus_width=8 -device_rowbuffer_size=1024 -device_size=536870912 -devices_per_rank=8 -dll=true -eventq_index=0 -in_addr_map=true -kvm_map=true -max_accesses_per_row=16 -mem_sched_policy=frfcfs -min_writes_per_switch=16 -null=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -page_policy=open_adaptive -power_model=Null -range=0:134217727:0:0:0:0 -ranks_per_channel=2 -read_buffer_size=32 -static_backend_latency=10000 -static_frontend_latency=10000 -tBURST=5000 -tCCD_L=0 -tCK=1250 -tCL=13750 -tCS=2500 -tRAS=35000 -tRCD=13750 -tREFI=7800000 -tRFC=260000 -tRP=13750 -tRRD=6000 -tRRD_L=0 -tRTP=7500 -tRTW=2500 -tWR=15000 -tWTR=7500 -tXAW=30000 -tXP=6000 -tXPDLL=0 -tXS=270000 -tXSDLL=0 -write_buffer_size=64 -write_high_thresh_perc=85 -write_low_thresh_perc=50 -port=system.membus.master[0] - -[system.voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=1.000000 - diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simerr b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simerr deleted file mode 100755 index 1f8287d96..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simerr +++ /dev/null @@ -1,5 +0,0 @@ -warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes) -warn: Sockets disabled, not accepting gdb connections -warn: ClockedObject: More than one power state change request encountered within the same simulation tick -warn: ClockedObject: More than one power state change request encountered within the same simulation tick -info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout deleted file mode 100755 index 122f716a7..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout +++ /dev/null @@ -1,13 +0,0 @@ -Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker/simout -Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker/simerr -gem5 Simulator System. http://gem5.org -gem5 is copyrighted software; use the --copyright option for details. - -gem5 compiled Apr 3 2017 17:55:48 -gem5 started Apr 3 2017 18:05:15 -gem5 executing on gabeblack-desktop.mtv.corp.google.com, pid 55322 -command line: /usr/local/google/home/gabeblack/gem5/gem5-public/build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker --stats-file 'text://stats.txt?desc=False' -re /usr/local/google/home/gabeblack/gem5/gem5-public/tests/testing/../run.py quick/se/00.hello/arm/linux/o3-timing-checker - -Global frequency set at 1000000000000 ticks per second -Hello world! -Exiting @ tick 18517500 because exiting with last active thread context diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt deleted file mode 100644 index 306010dfa..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt +++ /dev/null @@ -1,1273 +0,0 @@ - ----------- Begin Simulation Statistics ---------- -sim_seconds 0.000019 -sim_ticks 18517500 -final_tick 18517500 -sim_freq 1000000000000 -host_inst_rate 45460 -host_op_rate 53229 -host_tick_rate 183240261 -host_mem_usage 280812 -host_seconds 0.10 -sim_insts 4592 -sim_ops 5378 -system.voltage_domain.voltage 1 -system.clk_domain.clock 1000 -system.physmem.pwrStateResidencyTicks::UNDEFINED 18517500 -system.physmem.bytes_read::cpu.inst 17600 -system.physmem.bytes_read::cpu.data 7744 -system.physmem.bytes_read::total 25344 -system.physmem.bytes_inst_read::cpu.inst 17600 -system.physmem.bytes_inst_read::total 17600 -system.physmem.num_reads::cpu.inst 275 -system.physmem.num_reads::cpu.data 121 -system.physmem.num_reads::total 396 -system.physmem.bw_read::cpu.inst 950452275 -system.physmem.bw_read::cpu.data 418199001 -system.physmem.bw_read::total 1368651276 -system.physmem.bw_inst_read::cpu.inst 950452275 -system.physmem.bw_inst_read::total 950452275 -system.physmem.bw_total::cpu.inst 950452275 -system.physmem.bw_total::cpu.data 418199001 -system.physmem.bw_total::total 1368651276 -system.physmem.readReqs 396 -system.physmem.writeReqs 0 -system.physmem.readBursts 396 -system.physmem.writeBursts 0 -system.physmem.bytesReadDRAM 25344 -system.physmem.bytesReadWrQ 0 -system.physmem.bytesWritten 0 -system.physmem.bytesReadSys 25344 -system.physmem.bytesWrittenSys 0 -system.physmem.servicedByWrQ 0 -system.physmem.mergedWrBursts 0 -system.physmem.neitherReadNorWriteReqs 0 -system.physmem.perBankRdBursts::0 89 -system.physmem.perBankRdBursts::1 45 -system.physmem.perBankRdBursts::2 20 -system.physmem.perBankRdBursts::3 43 -system.physmem.perBankRdBursts::4 18 -system.physmem.perBankRdBursts::5 32 -system.physmem.perBankRdBursts::6 35 -system.physmem.perBankRdBursts::7 10 -system.physmem.perBankRdBursts::8 4 -system.physmem.perBankRdBursts::9 8 -system.physmem.perBankRdBursts::10 28 -system.physmem.perBankRdBursts::11 42 -system.physmem.perBankRdBursts::12 10 -system.physmem.perBankRdBursts::13 6 -system.physmem.perBankRdBursts::14 0 -system.physmem.perBankRdBursts::15 6 -system.physmem.perBankWrBursts::0 0 -system.physmem.perBankWrBursts::1 0 -system.physmem.perBankWrBursts::2 0 -system.physmem.perBankWrBursts::3 0 -system.physmem.perBankWrBursts::4 0 -system.physmem.perBankWrBursts::5 0 -system.physmem.perBankWrBursts::6 0 -system.physmem.perBankWrBursts::7 0 -system.physmem.perBankWrBursts::8 0 -system.physmem.perBankWrBursts::9 0 -system.physmem.perBankWrBursts::10 0 -system.physmem.perBankWrBursts::11 0 -system.physmem.perBankWrBursts::12 0 -system.physmem.perBankWrBursts::13 0 -system.physmem.perBankWrBursts::14 0 -system.physmem.perBankWrBursts::15 0 -system.physmem.numRdRetry 0 -system.physmem.numWrRetry 0 -system.physmem.totGap 18432000 -system.physmem.readPktSize::0 0 -system.physmem.readPktSize::1 0 -system.physmem.readPktSize::2 0 -system.physmem.readPktSize::3 0 -system.physmem.readPktSize::4 0 -system.physmem.readPktSize::5 0 -system.physmem.readPktSize::6 396 -system.physmem.writePktSize::0 0 -system.physmem.writePktSize::1 0 -system.physmem.writePktSize::2 0 -system.physmem.writePktSize::3 0 -system.physmem.writePktSize::4 0 -system.physmem.writePktSize::5 0 -system.physmem.writePktSize::6 0 -system.physmem.rdQLenPdf::0 204 -system.physmem.rdQLenPdf::1 121 -system.physmem.rdQLenPdf::2 52 -system.physmem.rdQLenPdf::3 14 -system.physmem.rdQLenPdf::4 4 -system.physmem.rdQLenPdf::5 1 -system.physmem.rdQLenPdf::6 0 -system.physmem.rdQLenPdf::7 0 -system.physmem.rdQLenPdf::8 0 -system.physmem.rdQLenPdf::9 0 -system.physmem.rdQLenPdf::10 0 -system.physmem.rdQLenPdf::11 0 -system.physmem.rdQLenPdf::12 0 -system.physmem.rdQLenPdf::13 0 -system.physmem.rdQLenPdf::14 0 -system.physmem.rdQLenPdf::15 0 -system.physmem.rdQLenPdf::16 0 -system.physmem.rdQLenPdf::17 0 -system.physmem.rdQLenPdf::18 0 -system.physmem.rdQLenPdf::19 0 -system.physmem.rdQLenPdf::20 0 -system.physmem.rdQLenPdf::21 0 -system.physmem.rdQLenPdf::22 0 -system.physmem.rdQLenPdf::23 0 -system.physmem.rdQLenPdf::24 0 -system.physmem.rdQLenPdf::25 0 -system.physmem.rdQLenPdf::26 0 -system.physmem.rdQLenPdf::27 0 -system.physmem.rdQLenPdf::28 0 -system.physmem.rdQLenPdf::29 0 -system.physmem.rdQLenPdf::30 0 -system.physmem.rdQLenPdf::31 0 -system.physmem.wrQLenPdf::0 0 -system.physmem.wrQLenPdf::1 0 -system.physmem.wrQLenPdf::2 0 -system.physmem.wrQLenPdf::3 0 -system.physmem.wrQLenPdf::4 0 -system.physmem.wrQLenPdf::5 0 -system.physmem.wrQLenPdf::6 0 -system.physmem.wrQLenPdf::7 0 -system.physmem.wrQLenPdf::8 0 -system.physmem.wrQLenPdf::9 0 -system.physmem.wrQLenPdf::10 0 -system.physmem.wrQLenPdf::11 0 -system.physmem.wrQLenPdf::12 0 -system.physmem.wrQLenPdf::13 0 -system.physmem.wrQLenPdf::14 0 -system.physmem.wrQLenPdf::15 0 -system.physmem.wrQLenPdf::16 0 -system.physmem.wrQLenPdf::17 0 -system.physmem.wrQLenPdf::18 0 -system.physmem.wrQLenPdf::19 0 -system.physmem.wrQLenPdf::20 0 -system.physmem.wrQLenPdf::21 0 -system.physmem.wrQLenPdf::22 0 -system.physmem.wrQLenPdf::23 0 -system.physmem.wrQLenPdf::24 0 -system.physmem.wrQLenPdf::25 0 -system.physmem.wrQLenPdf::26 0 -system.physmem.wrQLenPdf::27 0 -system.physmem.wrQLenPdf::28 0 -system.physmem.wrQLenPdf::29 0 -system.physmem.wrQLenPdf::30 0 -system.physmem.wrQLenPdf::31 0 -system.physmem.wrQLenPdf::32 0 -system.physmem.wrQLenPdf::33 0 -system.physmem.wrQLenPdf::34 0 -system.physmem.wrQLenPdf::35 0 -system.physmem.wrQLenPdf::36 0 -system.physmem.wrQLenPdf::37 0 -system.physmem.wrQLenPdf::38 0 -system.physmem.wrQLenPdf::39 0 -system.physmem.wrQLenPdf::40 0 -system.physmem.wrQLenPdf::41 0 -system.physmem.wrQLenPdf::42 0 -system.physmem.wrQLenPdf::43 0 -system.physmem.wrQLenPdf::44 0 -system.physmem.wrQLenPdf::45 0 -system.physmem.wrQLenPdf::46 0 -system.physmem.wrQLenPdf::47 0 -system.physmem.wrQLenPdf::48 0 -system.physmem.wrQLenPdf::49 0 -system.physmem.wrQLenPdf::50 0 -system.physmem.wrQLenPdf::51 0 -system.physmem.wrQLenPdf::52 0 -system.physmem.wrQLenPdf::53 0 -system.physmem.wrQLenPdf::54 0 -system.physmem.wrQLenPdf::55 0 -system.physmem.wrQLenPdf::56 0 -system.physmem.wrQLenPdf::57 0 -system.physmem.wrQLenPdf::58 0 -system.physmem.wrQLenPdf::59 0 -system.physmem.wrQLenPdf::60 0 -system.physmem.wrQLenPdf::61 0 -system.physmem.wrQLenPdf::62 0 -system.physmem.wrQLenPdf::63 0 -system.physmem.bytesPerActivate::samples 59 -system.physmem.bytesPerActivate::mean 406.779661 -system.physmem.bytesPerActivate::gmean 269.610222 -system.physmem.bytesPerActivate::stdev 346.645206 -system.physmem.bytesPerActivate::0-127 11 18.64% 18.64% -system.physmem.bytesPerActivate::128-255 16 27.12% 45.76% -system.physmem.bytesPerActivate::256-383 7 11.86% 57.63% -system.physmem.bytesPerActivate::384-511 8 13.56% 71.19% -system.physmem.bytesPerActivate::512-639 1 1.69% 72.88% -system.physmem.bytesPerActivate::640-767 3 5.08% 77.97% -system.physmem.bytesPerActivate::768-895 2 3.39% 81.36% -system.physmem.bytesPerActivate::896-1023 2 3.39% 84.75% -system.physmem.bytesPerActivate::1024-1151 9 15.25% 100.00% -system.physmem.bytesPerActivate::total 59 -system.physmem.totQLat 5212000 -system.physmem.totMemAccLat 12637000 -system.physmem.totBusLat 1980000 -system.physmem.avgQLat 13161.62 -system.physmem.avgBusLat 5000.00 -system.physmem.avgMemAccLat 31911.62 -system.physmem.avgRdBW 1368.65 -system.physmem.avgWrBW 0.00 -system.physmem.avgRdBWSys 1368.65 -system.physmem.avgWrBWSys 0.00 -system.physmem.peakBW 12800.00 -system.physmem.busUtil 10.69 -system.physmem.busUtilRead 10.69 -system.physmem.busUtilWrite 0.00 -system.physmem.avgRdQLen 1.87 -system.physmem.avgWrQLen 0.00 -system.physmem.readRowHits 329 -system.physmem.writeRowHits 0 -system.physmem.readRowHitRate 83.08 -system.physmem.writeRowHitRate nan -system.physmem.avgGap 46545.45 -system.physmem.pageHitRate 83.08 -system.physmem_0.actEnergy 314160 -system.physmem_0.preEnergy 151800 -system.physmem_0.readEnergy 2084880 -system.physmem_0.writeEnergy 0 -system.physmem_0.refreshEnergy 1229280.000000 -system.physmem_0.actBackEnergy 3085980 -system.physmem_0.preBackEnergy 37920 -system.physmem_0.actPowerDownEnergy 5290170 -system.physmem_0.prePowerDownEnergy 19200 -system.physmem_0.selfRefreshEnergy 0 -system.physmem_0.totalEnergy 12213390 -system.physmem_0.averagePower 659.559336 -system.physmem_0.totalIdleTime 11496500 -system.physmem_0.memoryStateTime::IDLE 29500 -system.physmem_0.memoryStateTime::REF 520000 -system.physmem_0.memoryStateTime::SREF 0 -system.physmem_0.memoryStateTime::PRE_PDN 49250 -system.physmem_0.memoryStateTime::ACT 6316250 -system.physmem_0.memoryStateTime::ACT_PDN 11602500 -system.physmem_1.actEnergy 164220 -system.physmem_1.preEnergy 72105 -system.physmem_1.readEnergy 742560 -system.physmem_1.writeEnergy 0 -system.physmem_1.refreshEnergy 1229280.000000 -system.physmem_1.actBackEnergy 1457490 -system.physmem_1.preBackEnergy 66240 -system.physmem_1.actPowerDownEnergy 6092730 -system.physmem_1.prePowerDownEnergy 686400 -system.physmem_1.selfRefreshEnergy 0 -system.physmem_1.totalEnergy 10511025 -system.physmem_1.averagePower 567.626569 -system.physmem_1.totalIdleTime 15098500 -system.physmem_1.memoryStateTime::IDLE 116000 -system.physmem_1.memoryStateTime::REF 520000 -system.physmem_1.memoryStateTime::SREF 0 -system.physmem_1.memoryStateTime::PRE_PDN 1787250 -system.physmem_1.memoryStateTime::ACT 2733750 -system.physmem_1.memoryStateTime::ACT_PDN 13360500 -system.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.branchPred.lookups 2820 -system.cpu.branchPred.condPredicted 1728 -system.cpu.branchPred.condIncorrect 468 -system.cpu.branchPred.BTBLookups 2384 -system.cpu.branchPred.BTBHits 844 -system.cpu.branchPred.BTBCorrect 0 -system.cpu.branchPred.BTBHitPct 35.402685 -system.cpu.branchPred.usedRAS 322 -system.cpu.branchPred.RASInCorrect 70 -system.cpu.branchPred.indirectLookups 260 -system.cpu.branchPred.indirectHits 13 -system.cpu.branchPred.indirectMisses 247 -system.cpu.branchPredindirectMispredicted 64 -system.cpu_clk_domain.clock 500 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.read_hits 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.read_misses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.write_hits 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.write_misses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.align_faults 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.hits 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.misses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.accesses 0 -system.cpu.checker.dtb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.checker.dtb.walker.walks 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.checker.dtb.walker.walkRequestOrigin::total 0 -system.cpu.checker.dtb.inst_hits 0 -system.cpu.checker.dtb.inst_misses 0 -system.cpu.checker.dtb.read_hits 0 -system.cpu.checker.dtb.read_misses 0 -system.cpu.checker.dtb.write_hits 0 -system.cpu.checker.dtb.write_misses 0 -system.cpu.checker.dtb.flush_tlb 0 -system.cpu.checker.dtb.flush_tlb_mva 0 -system.cpu.checker.dtb.flush_tlb_mva_asid 0 -system.cpu.checker.dtb.flush_tlb_asid 0 -system.cpu.checker.dtb.flush_entries 0 -system.cpu.checker.dtb.align_faults 0 -system.cpu.checker.dtb.prefetch_faults 0 -system.cpu.checker.dtb.domain_faults 0 -system.cpu.checker.dtb.perms_faults 0 -system.cpu.checker.dtb.read_accesses 0 -system.cpu.checker.dtb.write_accesses 0 -system.cpu.checker.dtb.inst_accesses 0 -system.cpu.checker.dtb.hits 0 -system.cpu.checker.dtb.misses 0 -system.cpu.checker.dtb.accesses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.checker.istage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.checker.istage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.read_hits 0 -system.cpu.checker.istage2_mmu.stage2_tlb.read_misses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.write_hits 0 -system.cpu.checker.istage2_mmu.stage2_tlb.write_misses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.checker.istage2_mmu.stage2_tlb.align_faults 0 -system.cpu.checker.istage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.checker.istage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.checker.istage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.checker.istage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.hits 0 -system.cpu.checker.istage2_mmu.stage2_tlb.misses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.accesses 0 -system.cpu.checker.itb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.checker.itb.walker.walks 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.checker.itb.walker.walkRequestOrigin::total 0 -system.cpu.checker.itb.inst_hits 0 -system.cpu.checker.itb.inst_misses 0 -system.cpu.checker.itb.read_hits 0 -system.cpu.checker.itb.read_misses 0 -system.cpu.checker.itb.write_hits 0 -system.cpu.checker.itb.write_misses 0 -system.cpu.checker.itb.flush_tlb 0 -system.cpu.checker.itb.flush_tlb_mva 0 -system.cpu.checker.itb.flush_tlb_mva_asid 0 -system.cpu.checker.itb.flush_tlb_asid 0 -system.cpu.checker.itb.flush_entries 0 -system.cpu.checker.itb.align_faults 0 -system.cpu.checker.itb.prefetch_faults 0 -system.cpu.checker.itb.domain_faults 0 -system.cpu.checker.itb.perms_faults 0 -system.cpu.checker.itb.read_accesses 0 -system.cpu.checker.itb.write_accesses 0 -system.cpu.checker.itb.inst_accesses 0 -system.cpu.checker.itb.hits 0 -system.cpu.checker.itb.misses 0 -system.cpu.checker.itb.accesses 0 -system.cpu.workload.numSyscalls 13 -system.cpu.checker.pwrStateResidencyTicks::ON 18517500 -system.cpu.checker.numCycles 5391 -system.cpu.checker.numWorkItemsStarted 0 -system.cpu.checker.numWorkItemsCompleted 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.hits 0 -system.cpu.dstage2_mmu.stage2_tlb.misses 0 -system.cpu.dstage2_mmu.stage2_tlb.accesses 0 -system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.dtb.walker.walks 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dtb.walker.walkRequestOrigin::total 0 -system.cpu.dtb.inst_hits 0 -system.cpu.dtb.inst_misses 0 -system.cpu.dtb.read_hits 0 -system.cpu.dtb.read_misses 0 -system.cpu.dtb.write_hits 0 -system.cpu.dtb.write_misses 0 -system.cpu.dtb.flush_tlb 0 -system.cpu.dtb.flush_tlb_mva 0 -system.cpu.dtb.flush_tlb_mva_asid 0 -system.cpu.dtb.flush_tlb_asid 0 -system.cpu.dtb.flush_entries 0 -system.cpu.dtb.align_faults 0 -system.cpu.dtb.prefetch_faults 0 -system.cpu.dtb.domain_faults 0 -system.cpu.dtb.perms_faults 0 -system.cpu.dtb.read_accesses 0 -system.cpu.dtb.write_accesses 0 -system.cpu.dtb.inst_accesses 0 -system.cpu.dtb.hits 0 -system.cpu.dtb.misses 0 -system.cpu.dtb.accesses 0 -system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.istage2_mmu.stage2_tlb.read_hits 0 -system.cpu.istage2_mmu.stage2_tlb.read_misses 0 -system.cpu.istage2_mmu.stage2_tlb.write_hits 0 -system.cpu.istage2_mmu.stage2_tlb.write_misses 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.istage2_mmu.stage2_tlb.align_faults 0 -system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.hits 0 -system.cpu.istage2_mmu.stage2_tlb.misses 0 -system.cpu.istage2_mmu.stage2_tlb.accesses 0 -system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.itb.walker.walks 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.itb.walker.walkRequestOrigin::total 0 -system.cpu.itb.inst_hits 0 -system.cpu.itb.inst_misses 0 -system.cpu.itb.read_hits 0 -system.cpu.itb.read_misses 0 -system.cpu.itb.write_hits 0 -system.cpu.itb.write_misses 0 -system.cpu.itb.flush_tlb 0 -system.cpu.itb.flush_tlb_mva 0 -system.cpu.itb.flush_tlb_mva_asid 0 -system.cpu.itb.flush_tlb_asid 0 -system.cpu.itb.flush_entries 0 -system.cpu.itb.align_faults 0 -system.cpu.itb.prefetch_faults 0 -system.cpu.itb.domain_faults 0 -system.cpu.itb.perms_faults 0 -system.cpu.itb.read_accesses 0 -system.cpu.itb.write_accesses 0 -system.cpu.itb.inst_accesses 0 -system.cpu.itb.hits 0 -system.cpu.itb.misses 0 -system.cpu.itb.accesses 0 -system.cpu.pwrStateResidencyTicks::ON 18517500 -system.cpu.numCycles 37036 -system.cpu.numWorkItemsStarted 0 -system.cpu.numWorkItemsCompleted 0 -system.cpu.fetch.icacheStallCycles 7733 -system.cpu.fetch.Insts 12373 -system.cpu.fetch.Branches 2820 -system.cpu.fetch.predictedBranches 1179 -system.cpu.fetch.Cycles 5113 -system.cpu.fetch.SquashCycles 984 -system.cpu.fetch.MiscStallCycles 1 -system.cpu.fetch.PendingTrapStallCycles 260 -system.cpu.fetch.IcacheWaitRetryStallCycles 17 -system.cpu.fetch.CacheLines 1982 -system.cpu.fetch.IcacheSquashes 291 -system.cpu.fetch.rateDist::samples 13616 -system.cpu.fetch.rateDist::mean 1.093052 -system.cpu.fetch.rateDist::stdev 2.461769 -system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% -system.cpu.fetch.rateDist::0 10916 80.17% 80.17% -system.cpu.fetch.rateDist::1 271 1.99% 82.16% -system.cpu.fetch.rateDist::2 182 1.34% 83.50% -system.cpu.fetch.rateDist::3 206 1.51% 85.01% -system.cpu.fetch.rateDist::4 259 1.90% 86.91% -system.cpu.fetch.rateDist::5 398 2.92% 89.84% -system.cpu.fetch.rateDist::6 138 1.01% 90.85% -system.cpu.fetch.rateDist::7 192 1.41% 92.26% -system.cpu.fetch.rateDist::8 1054 7.74% 100.00% -system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% -system.cpu.fetch.rateDist::min_value 0 -system.cpu.fetch.rateDist::max_value 8 -system.cpu.fetch.rateDist::total 13616 -system.cpu.fetch.branchRate 0.076142 -system.cpu.fetch.rate 0.334080 -system.cpu.decode.IdleCycles 6341 -system.cpu.decode.BlockedCycles 4657 -system.cpu.decode.RunCycles 2138 -system.cpu.decode.UnblockCycles 142 -system.cpu.decode.SquashCycles 338 -system.cpu.decode.BranchResolved 909 -system.cpu.decode.BranchMispred 160 -system.cpu.decode.DecodedInsts 12250 -system.cpu.decode.SquashedInsts 489 -system.cpu.rename.SquashCycles 338 -system.cpu.rename.IdleCycles 6573 -system.cpu.rename.BlockCycles 835 -system.cpu.rename.serializeStallCycles 2470 -system.cpu.rename.RunCycles 2036 -system.cpu.rename.UnblockCycles 1364 -system.cpu.rename.RenamedInsts 11552 -system.cpu.rename.ROBFullEvents 4 -system.cpu.rename.IQFullEvents 181 -system.cpu.rename.LQFullEvents 144 -system.cpu.rename.SQFullEvents 1170 -system.cpu.rename.RenamedOperands 11673 -system.cpu.rename.RenameLookups 53030 -system.cpu.rename.int_rename_lookups 12530 -system.cpu.rename.fp_rename_lookups 199 -system.cpu.rename.CommittedMaps 5494 -system.cpu.rename.UndoneMaps 6179 -system.cpu.rename.serializingInsts 40 -system.cpu.rename.tempSerializingInsts 34 -system.cpu.rename.skidInsts 442 -system.cpu.memDep0.insertedLoads 2293 -system.cpu.memDep0.insertedStores 1619 -system.cpu.memDep0.conflictingLoads 33 -system.cpu.memDep0.conflictingStores 22 -system.cpu.iq.iqInstsAdded 10296 -system.cpu.iq.iqNonSpecInstsAdded 44 -system.cpu.iq.iqInstsIssued 8207 -system.cpu.iq.iqSquashedInstsIssued 43 -system.cpu.iq.iqSquashedInstsExamined 4961 -system.cpu.iq.iqSquashedOperandsExamined 12830 -system.cpu.iq.iqSquashedNonSpecRemoved 7 -system.cpu.iq.issued_per_cycle::samples 13616 -system.cpu.iq.issued_per_cycle::mean 0.602747 -system.cpu.iq.issued_per_cycle::stdev 1.340306 -system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% -system.cpu.iq.issued_per_cycle::0 10392 76.32% 76.32% -system.cpu.iq.issued_per_cycle::1 1145 8.41% 84.73% -system.cpu.iq.issued_per_cycle::2 762 5.60% 90.33% -system.cpu.iq.issued_per_cycle::3 485 3.56% 93.89% -system.cpu.iq.issued_per_cycle::4 356 2.61% 96.50% -system.cpu.iq.issued_per_cycle::5 278 2.04% 98.55% -system.cpu.iq.issued_per_cycle::6 127 0.93% 99.48% -system.cpu.iq.issued_per_cycle::7 61 0.45% 99.93% -system.cpu.iq.issued_per_cycle::8 10 0.07% 100.00% -system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% -system.cpu.iq.issued_per_cycle::min_value 0 -system.cpu.iq.issued_per_cycle::max_value 8 -system.cpu.iq.issued_per_cycle::total 13616 -system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% -system.cpu.iq.fu_full::IntAlu 9 5.42% 5.42% -system.cpu.iq.fu_full::IntMult 0 0.00% 5.42% -system.cpu.iq.fu_full::IntDiv 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatAdd 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatCmp 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatCvt 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatMult 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatDiv 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatMisc 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdAdd 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdAlu 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdCmp 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdCvt 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdMisc 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdMult 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdShift 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.42% -system.cpu.iq.fu_full::MemRead 83 50.00% 55.42% -system.cpu.iq.fu_full::MemWrite 61 36.75% 92.17% -system.cpu.iq.fu_full::FloatMemRead 0 0.00% 92.17% -system.cpu.iq.fu_full::FloatMemWrite 13 7.83% 100.00% -system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% -system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% -system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% -system.cpu.iq.FU_type_0::IntAlu 5024 61.22% 61.22% -system.cpu.iq.FU_type_0::IntMult 7 0.09% 61.30% -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatMisc 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.04% 61.34% -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 61.34% -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.34% -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.34% -system.cpu.iq.FU_type_0::MemRead 1962 23.91% 85.24% -system.cpu.iq.FU_type_0::MemWrite 1178 14.35% 99.60% -system.cpu.iq.FU_type_0::FloatMemRead 0 0.00% 99.60% -system.cpu.iq.FU_type_0::FloatMemWrite 33 0.40% 100.00% -system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% -system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% -system.cpu.iq.FU_type_0::total 8207 -system.cpu.iq.rate 0.221595 -system.cpu.iq.fu_busy_cnt 166 -system.cpu.iq.fu_busy_rate 0.020227 -system.cpu.iq.int_inst_queue_reads 30145 -system.cpu.iq.int_inst_queue_writes 15188 -system.cpu.iq.int_inst_queue_wakeup_accesses 7438 -system.cpu.iq.fp_inst_queue_reads 94 -system.cpu.iq.fp_inst_queue_writes 132 -system.cpu.iq.fp_inst_queue_wakeup_accesses 32 -system.cpu.iq.int_alu_accesses 8327 -system.cpu.iq.fp_alu_accesses 46 -system.cpu.iew.lsq.thread0.forwLoads 24 -system.cpu.iew.lsq.thread0.invAddrLoads 0 -system.cpu.iew.lsq.thread0.squashedLoads 1266 -system.cpu.iew.lsq.thread0.ignoredResponses 0 -system.cpu.iew.lsq.thread0.memOrderViolation 19 -system.cpu.iew.lsq.thread0.squashedStores 681 -system.cpu.iew.lsq.thread0.invAddrSwpfs 0 -system.cpu.iew.lsq.thread0.blockedLoads 0 -system.cpu.iew.lsq.thread0.rescheduledLoads 32 -system.cpu.iew.lsq.thread0.cacheBlocked 4 -system.cpu.iew.iewIdleCycles 0 -system.cpu.iew.iewSquashCycles 338 -system.cpu.iew.iewBlockCycles 707 -system.cpu.iew.iewUnblockCycles 17 -system.cpu.iew.iewDispatchedInsts 10349 -system.cpu.iew.iewDispSquashedInsts 128 -system.cpu.iew.iewDispLoadInsts 2293 -system.cpu.iew.iewDispStoreInsts 1619 -system.cpu.iew.iewDispNonSpecInsts 32 -system.cpu.iew.iewIQFullEvents 12 -system.cpu.iew.iewLSQFullEvents 4 -system.cpu.iew.memOrderViolationEvents 19 -system.cpu.iew.predictedTakenIncorrect 93 -system.cpu.iew.predictedNotTakenIncorrect 267 -system.cpu.iew.branchMispredicts 360 -system.cpu.iew.iewExecutedInsts 7885 -system.cpu.iew.iewExecLoadInsts 1840 -system.cpu.iew.iewExecSquashedInsts 322 -system.cpu.iew.exec_swp 0 -system.cpu.iew.exec_nop 9 -system.cpu.iew.exec_refs 3007 -system.cpu.iew.exec_branches 1490 -system.cpu.iew.exec_stores 1167 -system.cpu.iew.exec_rate 0.212901 -system.cpu.iew.wb_sent 7581 -system.cpu.iew.wb_count 7470 -system.cpu.iew.wb_producers 3518 -system.cpu.iew.wb_consumers 6872 -system.cpu.iew.wb_rate 0.201696 -system.cpu.iew.wb_fanout 0.511932 -system.cpu.commit.commitSquashedInsts 4970 -system.cpu.commit.commitNonSpecStalls 37 -system.cpu.commit.branchMispredicts 314 -system.cpu.commit.committed_per_cycle::samples 12743 -system.cpu.commit.committed_per_cycle::mean 0.422036 -system.cpu.commit.committed_per_cycle::stdev 1.264076 -system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% -system.cpu.commit.committed_per_cycle::0 10698 83.95% 83.95% -system.cpu.commit.committed_per_cycle::1 879 6.90% 90.85% -system.cpu.commit.committed_per_cycle::2 416 3.26% 94.11% -system.cpu.commit.committed_per_cycle::3 216 1.70% 95.81% -system.cpu.commit.committed_per_cycle::4 111 0.87% 96.68% -system.cpu.commit.committed_per_cycle::5 220 1.73% 98.41% -system.cpu.commit.committed_per_cycle::6 55 0.43% 98.84% -system.cpu.commit.committed_per_cycle::7 39 0.31% 99.14% -system.cpu.commit.committed_per_cycle::8 109 0.86% 100.00% -system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% -system.cpu.commit.committed_per_cycle::min_value 0 -system.cpu.commit.committed_per_cycle::max_value 8 -system.cpu.commit.committed_per_cycle::total 12743 -system.cpu.commit.committedInsts 4592 -system.cpu.commit.committedOps 5378 -system.cpu.commit.swp_count 0 -system.cpu.commit.refs 1965 -system.cpu.commit.loads 1027 -system.cpu.commit.membars 12 -system.cpu.commit.branches 1008 -system.cpu.commit.fp_insts 16 -system.cpu.commit.int_insts 4624 -system.cpu.commit.function_calls 82 -system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% -system.cpu.commit.op_class_0::IntAlu 3406 63.33% 63.33% -system.cpu.commit.op_class_0::IntMult 4 0.07% 63.41% -system.cpu.commit.op_class_0::IntDiv 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatAdd 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatMult 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatMisc 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdMult 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdShift 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatMisc 3 0.06% 63.46% -system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.46% -system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.46% -system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.46% -system.cpu.commit.op_class_0::MemRead 1027 19.10% 82.56% -system.cpu.commit.op_class_0::MemWrite 922 17.14% 99.70% -system.cpu.commit.op_class_0::FloatMemRead 0 0.00% 99.70% -system.cpu.commit.op_class_0::FloatMemWrite 16 0.30% 100.00% -system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% -system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% -system.cpu.commit.op_class_0::total 5378 -system.cpu.commit.bw_lim_events 109 -system.cpu.rob.rob_reads 22825 -system.cpu.rob.rob_writes 21579 -system.cpu.timesIdled 193 -system.cpu.idleCycles 23420 -system.cpu.committedInsts 4592 -system.cpu.committedOps 5378 -system.cpu.cpi 8.065331 -system.cpu.cpi_total 8.065331 -system.cpu.ipc 0.123987 -system.cpu.ipc_total 0.123987 -system.cpu.int_regfile_reads 7779 -system.cpu.int_regfile_writes 4297 -system.cpu.fp_regfile_reads 32 -system.cpu.cc_regfile_reads 28140 -system.cpu.cc_regfile_writes 3276 -system.cpu.misc_regfile_reads 3029 -system.cpu.misc_regfile_writes 24 -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.dcache.tags.replacements 0 -system.cpu.dcache.tags.tagsinuse 87.889702 -system.cpu.dcache.tags.total_refs 2158 -system.cpu.dcache.tags.sampled_refs 147 -system.cpu.dcache.tags.avg_refs 14.680272 -system.cpu.dcache.tags.warmup_cycle 0 -system.cpu.dcache.tags.occ_blocks::cpu.data 87.889702 -system.cpu.dcache.tags.occ_percent::cpu.data 0.021457 -system.cpu.dcache.tags.occ_percent::total 0.021457 -system.cpu.dcache.tags.occ_task_id_blocks::1024 147 -system.cpu.dcache.tags.age_task_id_blocks_1024::0 55 -system.cpu.dcache.tags.age_task_id_blocks_1024::1 92 -system.cpu.dcache.tags.occ_task_id_percent::1024 0.035889 -system.cpu.dcache.tags.tag_accesses 5471 -system.cpu.dcache.tags.data_accesses 5471 -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.dcache.ReadReq_hits::cpu.data 1540 -system.cpu.dcache.ReadReq_hits::total 1540 -system.cpu.dcache.WriteReq_hits::cpu.data 597 -system.cpu.dcache.WriteReq_hits::total 597 -system.cpu.dcache.LoadLockedReq_hits::cpu.data 10 -system.cpu.dcache.LoadLockedReq_hits::total 10 -system.cpu.dcache.StoreCondReq_hits::cpu.data 11 -system.cpu.dcache.StoreCondReq_hits::total 11 -system.cpu.dcache.demand_hits::cpu.data 2137 -system.cpu.dcache.demand_hits::total 2137 -system.cpu.dcache.overall_hits::cpu.data 2137 -system.cpu.dcache.overall_hits::total 2137 -system.cpu.dcache.ReadReq_misses::cpu.data 186 -system.cpu.dcache.ReadReq_misses::total 186 -system.cpu.dcache.WriteReq_misses::cpu.data 316 -system.cpu.dcache.WriteReq_misses::total 316 -system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 -system.cpu.dcache.LoadLockedReq_misses::total 2 -system.cpu.dcache.demand_misses::cpu.data 502 -system.cpu.dcache.demand_misses::total 502 -system.cpu.dcache.overall_misses::cpu.data 502 -system.cpu.dcache.overall_misses::total 502 -system.cpu.dcache.ReadReq_miss_latency::cpu.data 11381500 -system.cpu.dcache.ReadReq_miss_latency::total 11381500 -system.cpu.dcache.WriteReq_miss_latency::cpu.data 24478000 -system.cpu.dcache.WriteReq_miss_latency::total 24478000 -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 156000 -system.cpu.dcache.LoadLockedReq_miss_latency::total 156000 -system.cpu.dcache.demand_miss_latency::cpu.data 35859500 -system.cpu.dcache.demand_miss_latency::total 35859500 -system.cpu.dcache.overall_miss_latency::cpu.data 35859500 -system.cpu.dcache.overall_miss_latency::total 35859500 -system.cpu.dcache.ReadReq_accesses::cpu.data 1726 -system.cpu.dcache.ReadReq_accesses::total 1726 -system.cpu.dcache.WriteReq_accesses::cpu.data 913 -system.cpu.dcache.WriteReq_accesses::total 913 -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 12 -system.cpu.dcache.LoadLockedReq_accesses::total 12 -system.cpu.dcache.StoreCondReq_accesses::cpu.data 11 -system.cpu.dcache.StoreCondReq_accesses::total 11 -system.cpu.dcache.demand_accesses::cpu.data 2639 -system.cpu.dcache.demand_accesses::total 2639 -system.cpu.dcache.overall_accesses::cpu.data 2639 -system.cpu.dcache.overall_accesses::total 2639 -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.107764 -system.cpu.dcache.ReadReq_miss_rate::total 0.107764 -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.346112 -system.cpu.dcache.WriteReq_miss_rate::total 0.346112 -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.166667 -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.166667 -system.cpu.dcache.demand_miss_rate::cpu.data 0.190224 -system.cpu.dcache.demand_miss_rate::total 0.190224 -system.cpu.dcache.overall_miss_rate::cpu.data 0.190224 -system.cpu.dcache.overall_miss_rate::total 0.190224 -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61190.860215 -system.cpu.dcache.ReadReq_avg_miss_latency::total 61190.860215 -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77462.025316 -system.cpu.dcache.WriteReq_avg_miss_latency::total 77462.025316 -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 78000 -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78000 -system.cpu.dcache.demand_avg_miss_latency::cpu.data 71433.266932 -system.cpu.dcache.demand_avg_miss_latency::total 71433.266932 -system.cpu.dcache.overall_avg_miss_latency::cpu.data 71433.266932 -system.cpu.dcache.overall_avg_miss_latency::total 71433.266932 -system.cpu.dcache.blocked_cycles::no_mshrs 159 -system.cpu.dcache.blocked_cycles::no_targets 0 -system.cpu.dcache.blocked::no_mshrs 3 -system.cpu.dcache.blocked::no_targets 0 -system.cpu.dcache.avg_blocked_cycles::no_mshrs 53 -system.cpu.dcache.avg_blocked_cycles::no_targets nan -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 81 -system.cpu.dcache.ReadReq_mshr_hits::total 81 -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 274 -system.cpu.dcache.WriteReq_mshr_hits::total 274 -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 -system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 -system.cpu.dcache.demand_mshr_hits::cpu.data 355 -system.cpu.dcache.demand_mshr_hits::total 355 -system.cpu.dcache.overall_mshr_hits::cpu.data 355 -system.cpu.dcache.overall_mshr_hits::total 355 -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 105 -system.cpu.dcache.ReadReq_mshr_misses::total 105 -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 42 -system.cpu.dcache.WriteReq_mshr_misses::total 42 -system.cpu.dcache.demand_mshr_misses::cpu.data 147 -system.cpu.dcache.demand_mshr_misses::total 147 -system.cpu.dcache.overall_mshr_misses::cpu.data 147 -system.cpu.dcache.overall_mshr_misses::total 147 -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7338000 -system.cpu.dcache.ReadReq_mshr_miss_latency::total 7338000 -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3668000 -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3668000 -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 11006000 -system.cpu.dcache.demand_mshr_miss_latency::total 11006000 -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 11006000 -system.cpu.dcache.overall_mshr_miss_latency::total 11006000 -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.060834 -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.060834 -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.046002 -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.046002 -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.055703 -system.cpu.dcache.demand_mshr_miss_rate::total 0.055703 -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.055703 -system.cpu.dcache.overall_mshr_miss_rate::total 0.055703 -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69885.714286 -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69885.714286 -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87333.333333 -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87333.333333 -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74870.748299 -system.cpu.dcache.demand_avg_mshr_miss_latency::total 74870.748299 -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74870.748299 -system.cpu.dcache.overall_avg_mshr_miss_latency::total 74870.748299 -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.icache.tags.replacements 2 -system.cpu.icache.tags.tagsinuse 148.671994 -system.cpu.icache.tags.total_refs 1587 -system.cpu.icache.tags.sampled_refs 293 -system.cpu.icache.tags.avg_refs 5.416382 -system.cpu.icache.tags.warmup_cycle 0 -system.cpu.icache.tags.occ_blocks::cpu.inst 148.671994 -system.cpu.icache.tags.occ_percent::cpu.inst 0.072594 -system.cpu.icache.tags.occ_percent::total 0.072594 -system.cpu.icache.tags.occ_task_id_blocks::1024 291 -system.cpu.icache.tags.age_task_id_blocks_1024::0 160 -system.cpu.icache.tags.age_task_id_blocks_1024::1 131 -system.cpu.icache.tags.occ_task_id_percent::1024 0.142090 -system.cpu.icache.tags.tag_accesses 4257 -system.cpu.icache.tags.data_accesses 4257 -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.icache.ReadReq_hits::cpu.inst 1587 -system.cpu.icache.ReadReq_hits::total 1587 -system.cpu.icache.demand_hits::cpu.inst 1587 -system.cpu.icache.demand_hits::total 1587 -system.cpu.icache.overall_hits::cpu.inst 1587 -system.cpu.icache.overall_hits::total 1587 -system.cpu.icache.ReadReq_misses::cpu.inst 395 -system.cpu.icache.ReadReq_misses::total 395 -system.cpu.icache.demand_misses::cpu.inst 395 -system.cpu.icache.demand_misses::total 395 -system.cpu.icache.overall_misses::cpu.inst 395 -system.cpu.icache.overall_misses::total 395 -system.cpu.icache.ReadReq_miss_latency::cpu.inst 29663500 -system.cpu.icache.ReadReq_miss_latency::total 29663500 -system.cpu.icache.demand_miss_latency::cpu.inst 29663500 -system.cpu.icache.demand_miss_latency::total 29663500 -system.cpu.icache.overall_miss_latency::cpu.inst 29663500 -system.cpu.icache.overall_miss_latency::total 29663500 -system.cpu.icache.ReadReq_accesses::cpu.inst 1982 -system.cpu.icache.ReadReq_accesses::total 1982 -system.cpu.icache.demand_accesses::cpu.inst 1982 -system.cpu.icache.demand_accesses::total 1982 -system.cpu.icache.overall_accesses::cpu.inst 1982 -system.cpu.icache.overall_accesses::total 1982 -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.199294 -system.cpu.icache.ReadReq_miss_rate::total 0.199294 -system.cpu.icache.demand_miss_rate::cpu.inst 0.199294 -system.cpu.icache.demand_miss_rate::total 0.199294 -system.cpu.icache.overall_miss_rate::cpu.inst 0.199294 -system.cpu.icache.overall_miss_rate::total 0.199294 -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75097.468354 -system.cpu.icache.ReadReq_avg_miss_latency::total 75097.468354 -system.cpu.icache.demand_avg_miss_latency::cpu.inst 75097.468354 -system.cpu.icache.demand_avg_miss_latency::total 75097.468354 -system.cpu.icache.overall_avg_miss_latency::cpu.inst 75097.468354 -system.cpu.icache.overall_avg_miss_latency::total 75097.468354 -system.cpu.icache.blocked_cycles::no_mshrs 422 -system.cpu.icache.blocked_cycles::no_targets 0 -system.cpu.icache.blocked::no_mshrs 4 -system.cpu.icache.blocked::no_targets 0 -system.cpu.icache.avg_blocked_cycles::no_mshrs 105.500000 -system.cpu.icache.avg_blocked_cycles::no_targets nan -system.cpu.icache.writebacks::writebacks 2 -system.cpu.icache.writebacks::total 2 -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 102 -system.cpu.icache.ReadReq_mshr_hits::total 102 -system.cpu.icache.demand_mshr_hits::cpu.inst 102 -system.cpu.icache.demand_mshr_hits::total 102 -system.cpu.icache.overall_mshr_hits::cpu.inst 102 -system.cpu.icache.overall_mshr_hits::total 102 -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 293 -system.cpu.icache.ReadReq_mshr_misses::total 293 -system.cpu.icache.demand_mshr_misses::cpu.inst 293 -system.cpu.icache.demand_mshr_misses::total 293 -system.cpu.icache.overall_mshr_misses::cpu.inst 293 -system.cpu.icache.overall_mshr_misses::total 293 -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 23439000 -system.cpu.icache.ReadReq_mshr_miss_latency::total 23439000 -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 23439000 -system.cpu.icache.demand_mshr_miss_latency::total 23439000 -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 23439000 -system.cpu.icache.overall_mshr_miss_latency::total 23439000 -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.147830 -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.147830 -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.147830 -system.cpu.icache.demand_mshr_miss_rate::total 0.147830 -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.147830 -system.cpu.icache.overall_mshr_miss_rate::total 0.147830 -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79996.587031 -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79996.587031 -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79996.587031 -system.cpu.icache.demand_avg_mshr_miss_latency::total 79996.587031 -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79996.587031 -system.cpu.icache.overall_avg_mshr_miss_latency::total 79996.587031 -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.l2cache.tags.replacements 0 -system.cpu.l2cache.tags.tagsinuse 213.492112 -system.cpu.l2cache.tags.total_refs 39 -system.cpu.l2cache.tags.sampled_refs 396 -system.cpu.l2cache.tags.avg_refs 0.098485 -system.cpu.l2cache.tags.warmup_cycle 0 -system.cpu.l2cache.tags.occ_blocks::cpu.inst 139.462705 -system.cpu.l2cache.tags.occ_blocks::cpu.data 74.029407 -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004256 -system.cpu.l2cache.tags.occ_percent::cpu.data 0.002259 -system.cpu.l2cache.tags.occ_percent::total 0.006515 -system.cpu.l2cache.tags.occ_task_id_blocks::1024 396 -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 194 -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 202 -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012085 -system.cpu.l2cache.tags.tag_accesses 3924 -system.cpu.l2cache.tags.data_accesses 3924 -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.l2cache.WritebackClean_hits::writebacks 1 -system.cpu.l2cache.WritebackClean_hits::total 1 -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 18 -system.cpu.l2cache.ReadCleanReq_hits::total 18 -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 20 -system.cpu.l2cache.ReadSharedReq_hits::total 20 -system.cpu.l2cache.demand_hits::cpu.inst 18 -system.cpu.l2cache.demand_hits::cpu.data 20 -system.cpu.l2cache.demand_hits::total 38 -system.cpu.l2cache.overall_hits::cpu.inst 18 -system.cpu.l2cache.overall_hits::cpu.data 20 -system.cpu.l2cache.overall_hits::total 38 -system.cpu.l2cache.ReadExReq_misses::cpu.data 42 -system.cpu.l2cache.ReadExReq_misses::total 42 -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 275 -system.cpu.l2cache.ReadCleanReq_misses::total 275 -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 85 -system.cpu.l2cache.ReadSharedReq_misses::total 85 -system.cpu.l2cache.demand_misses::cpu.inst 275 -system.cpu.l2cache.demand_misses::cpu.data 127 -system.cpu.l2cache.demand_misses::total 402 -system.cpu.l2cache.overall_misses::cpu.inst 275 -system.cpu.l2cache.overall_misses::cpu.data 127 -system.cpu.l2cache.overall_misses::total 402 -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3603000 -system.cpu.l2cache.ReadExReq_miss_latency::total 3603000 -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 22791500 -system.cpu.l2cache.ReadCleanReq_miss_latency::total 22791500 -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 6943500 -system.cpu.l2cache.ReadSharedReq_miss_latency::total 6943500 -system.cpu.l2cache.demand_miss_latency::cpu.inst 22791500 -system.cpu.l2cache.demand_miss_latency::cpu.data 10546500 -system.cpu.l2cache.demand_miss_latency::total 33338000 -system.cpu.l2cache.overall_miss_latency::cpu.inst 22791500 -system.cpu.l2cache.overall_miss_latency::cpu.data 10546500 -system.cpu.l2cache.overall_miss_latency::total 33338000 -system.cpu.l2cache.WritebackClean_accesses::writebacks 1 -system.cpu.l2cache.WritebackClean_accesses::total 1 -system.cpu.l2cache.ReadExReq_accesses::cpu.data 42 -system.cpu.l2cache.ReadExReq_accesses::total 42 -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 293 -system.cpu.l2cache.ReadCleanReq_accesses::total 293 -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 105 -system.cpu.l2cache.ReadSharedReq_accesses::total 105 -system.cpu.l2cache.demand_accesses::cpu.inst 293 -system.cpu.l2cache.demand_accesses::cpu.data 147 -system.cpu.l2cache.demand_accesses::total 440 -system.cpu.l2cache.overall_accesses::cpu.inst 293 -system.cpu.l2cache.overall_accesses::cpu.data 147 -system.cpu.l2cache.overall_accesses::total 440 -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 -system.cpu.l2cache.ReadExReq_miss_rate::total 1 -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.938567 -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.938567 -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.809524 -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.809524 -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.938567 -system.cpu.l2cache.demand_miss_rate::cpu.data 0.863946 -system.cpu.l2cache.demand_miss_rate::total 0.913636 -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.938567 -system.cpu.l2cache.overall_miss_rate::cpu.data 0.863946 -system.cpu.l2cache.overall_miss_rate::total 0.913636 -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 85785.714286 -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 85785.714286 -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 82878.181818 -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 82878.181818 -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81688.235294 -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81688.235294 -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 82878.181818 -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 83043.307087 -system.cpu.l2cache.demand_avg_miss_latency::total 82930.348259 -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 82878.181818 -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 83043.307087 -system.cpu.l2cache.overall_avg_miss_latency::total 82930.348259 -system.cpu.l2cache.blocked_cycles::no_mshrs 0 -system.cpu.l2cache.blocked_cycles::no_targets 0 -system.cpu.l2cache.blocked::no_mshrs 0 -system.cpu.l2cache.blocked::no_targets 0 -system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan -system.cpu.l2cache.avg_blocked_cycles::no_targets nan -system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 6 -system.cpu.l2cache.ReadSharedReq_mshr_hits::total 6 -system.cpu.l2cache.demand_mshr_hits::cpu.data 6 -system.cpu.l2cache.demand_mshr_hits::total 6 -system.cpu.l2cache.overall_mshr_hits::cpu.data 6 -system.cpu.l2cache.overall_mshr_hits::total 6 -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 42 -system.cpu.l2cache.ReadExReq_mshr_misses::total 42 -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 275 -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 275 -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 79 -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 79 -system.cpu.l2cache.demand_mshr_misses::cpu.inst 275 -system.cpu.l2cache.demand_mshr_misses::cpu.data 121 -system.cpu.l2cache.demand_mshr_misses::total 396 -system.cpu.l2cache.overall_mshr_misses::cpu.inst 275 -system.cpu.l2cache.overall_mshr_misses::cpu.data 121 -system.cpu.l2cache.overall_mshr_misses::total 396 -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3183000 -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3183000 -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 20041500 -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 20041500 -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 5712000 -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 5712000 -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 20041500 -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8895000 -system.cpu.l2cache.demand_mshr_miss_latency::total 28936500 -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 20041500 -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8895000 -system.cpu.l2cache.overall_mshr_miss_latency::total 28936500 -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.938567 -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.938567 -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.752381 -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.752381 -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.938567 -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.823129 -system.cpu.l2cache.demand_mshr_miss_rate::total 0.900000 -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.938567 -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.823129 -system.cpu.l2cache.overall_mshr_miss_rate::total 0.900000 -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 75785.714286 -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 75785.714286 -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72878.181818 -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 72878.181818 -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72303.797468 -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72303.797468 -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 72878.181818 -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 73512.396694 -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 73071.969697 -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 72878.181818 -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 73512.396694 -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 73071.969697 -system.cpu.toL2Bus.snoop_filter.tot_requests 442 -system.cpu.toL2Bus.snoop_filter.hit_single_requests 45 -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 1 -system.cpu.toL2Bus.snoop_filter.tot_snoops 0 -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 -system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.toL2Bus.trans_dist::ReadResp 398 -system.cpu.toL2Bus.trans_dist::WritebackClean 2 -system.cpu.toL2Bus.trans_dist::ReadExReq 42 -system.cpu.toL2Bus.trans_dist::ReadExResp 42 -system.cpu.toL2Bus.trans_dist::ReadCleanReq 293 -system.cpu.toL2Bus.trans_dist::ReadSharedReq 105 -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 588 -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 294 -system.cpu.toL2Bus.pkt_count::total 882 -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 18880 -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9408 -system.cpu.toL2Bus.pkt_size::total 28288 -system.cpu.toL2Bus.snoops 0 -system.cpu.toL2Bus.snoopTraffic 0 -system.cpu.toL2Bus.snoop_fanout::samples 440 -system.cpu.toL2Bus.snoop_fanout::mean 0.100000 -system.cpu.toL2Bus.snoop_fanout::stdev 0.300341 -system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% -system.cpu.toL2Bus.snoop_fanout::0 396 90.00% 90.00% -system.cpu.toL2Bus.snoop_fanout::1 44 10.00% 100.00% -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% -system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% -system.cpu.toL2Bus.snoop_fanout::min_value 0 -system.cpu.toL2Bus.snoop_fanout::max_value 1 -system.cpu.toL2Bus.snoop_fanout::total 440 -system.cpu.toL2Bus.reqLayer0.occupancy 223000 -system.cpu.toL2Bus.reqLayer0.utilization 1.2 -system.cpu.toL2Bus.respLayer0.occupancy 439500 -system.cpu.toL2Bus.respLayer0.utilization 2.4 -system.cpu.toL2Bus.respLayer1.occupancy 223494 -system.cpu.toL2Bus.respLayer1.utilization 1.2 -system.membus.snoop_filter.tot_requests 396 -system.membus.snoop_filter.hit_single_requests 0 -system.membus.snoop_filter.hit_multi_requests 0 -system.membus.snoop_filter.tot_snoops 0 -system.membus.snoop_filter.hit_single_snoops 0 -system.membus.snoop_filter.hit_multi_snoops 0 -system.membus.pwrStateResidencyTicks::UNDEFINED 18517500 -system.membus.trans_dist::ReadResp 354 -system.membus.trans_dist::ReadExReq 42 -system.membus.trans_dist::ReadExResp 42 -system.membus.trans_dist::ReadSharedReq 354 -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 792 -system.membus.pkt_count::total 792 -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 25344 -system.membus.pkt_size::total 25344 -system.membus.snoops 0 -system.membus.snoopTraffic 0 -system.membus.snoop_fanout::samples 396 -system.membus.snoop_fanout::mean 0 -system.membus.snoop_fanout::stdev 0 -system.membus.snoop_fanout::underflows 0 0.00% 0.00% -system.membus.snoop_fanout::0 396 100.00% 100.00% -system.membus.snoop_fanout::1 0 0.00% 100.00% -system.membus.snoop_fanout::overflows 0 0.00% 100.00% -system.membus.snoop_fanout::min_value 0 -system.membus.snoop_fanout::max_value 0 -system.membus.snoop_fanout::total 396 -system.membus.reqLayer0.occupancy 484000 -system.membus.reqLayer0.utilization 2.6 -system.membus.respLayer1.occupancy 2091500 -system.membus.respLayer1.utilization 11.3 - ----------- End Simulation Statistics ---------- |