diff options
Diffstat (limited to 'tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt')
| -rw-r--r-- | tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt | 2350 |
1 files changed, 1175 insertions, 1175 deletions
diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt index 6ea38295f..f88830f40 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt @@ -1,1179 +1,1179 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000020 # Number of seconds simulated -sim_ticks 20302000 # Number of ticks simulated -final_tick 20302000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) -sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 93691 # Simulator instruction rate (inst/s) -host_op_rate 109699 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 414022055 # Simulator tick rate (ticks/s) -host_mem_usage 265936 # Number of bytes of host memory used -host_seconds 0.05 # Real time elapsed on the host -sim_insts 4592 # Number of instructions simulated -sim_ops 5378 # Number of ops (including micro ops) simulated -system.voltage_domain.voltage 1 # Voltage in Volts -system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.physmem.bytes_read::cpu.inst 18560 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 8128 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.l2cache.prefetcher 1728 # Number of bytes read from this memory -system.physmem.bytes_read::total 28416 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 18560 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 18560 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 290 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 127 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.l2cache.prefetcher 27 # Number of read requests responded to by this memory -system.physmem.num_reads::total 444 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 914195646 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 400354645 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.l2cache.prefetcher 85114767 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1399665058 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 914195646 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 914195646 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 914195646 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 400354645 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.l2cache.prefetcher 85114767 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1399665058 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 445 # Number of read requests accepted -system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 445 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 28480 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue -system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 28480 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 103 # Per bank write bursts -system.physmem.perBankRdBursts::1 48 # Per bank write bursts -system.physmem.perBankRdBursts::2 19 # Per bank write bursts -system.physmem.perBankRdBursts::3 45 # Per bank write bursts -system.physmem.perBankRdBursts::4 19 # Per bank write bursts -system.physmem.perBankRdBursts::5 37 # Per bank write bursts -system.physmem.perBankRdBursts::6 46 # Per bank write bursts -system.physmem.perBankRdBursts::7 10 # Per bank write bursts -system.physmem.perBankRdBursts::8 4 # Per bank write bursts -system.physmem.perBankRdBursts::9 8 # Per bank write bursts -system.physmem.perBankRdBursts::10 27 # Per bank write bursts -system.physmem.perBankRdBursts::11 47 # Per bank write bursts -system.physmem.perBankRdBursts::12 17 # Per bank write bursts -system.physmem.perBankRdBursts::13 8 # Per bank write bursts -system.physmem.perBankRdBursts::14 0 # Per bank write bursts -system.physmem.perBankRdBursts::15 7 # Per bank write bursts -system.physmem.perBankWrBursts::0 0 # Per bank write bursts -system.physmem.perBankWrBursts::1 0 # Per bank write bursts -system.physmem.perBankWrBursts::2 0 # Per bank write bursts -system.physmem.perBankWrBursts::3 0 # Per bank write bursts -system.physmem.perBankWrBursts::4 0 # Per bank write bursts -system.physmem.perBankWrBursts::5 0 # Per bank write bursts -system.physmem.perBankWrBursts::6 0 # Per bank write bursts -system.physmem.perBankWrBursts::7 0 # Per bank write bursts -system.physmem.perBankWrBursts::8 0 # Per bank write bursts -system.physmem.perBankWrBursts::9 0 # Per bank write bursts -system.physmem.perBankWrBursts::10 0 # Per bank write bursts -system.physmem.perBankWrBursts::11 0 # Per bank write bursts -system.physmem.perBankWrBursts::12 0 # Per bank write bursts -system.physmem.perBankWrBursts::13 0 # Per bank write bursts -system.physmem.perBankWrBursts::14 0 # Per bank write bursts -system.physmem.perBankWrBursts::15 0 # Per bank write bursts -system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 20260500 # Total gap between requests -system.physmem.readPktSize::0 0 # Read request sizes (log2) -system.physmem.readPktSize::1 0 # Read request sizes (log2) -system.physmem.readPktSize::2 0 # Read request sizes (log2) -system.physmem.readPktSize::3 0 # Read request sizes (log2) -system.physmem.readPktSize::4 0 # Read request sizes (log2) -system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 445 # Read request sizes (log2) -system.physmem.writePktSize::0 0 # Write request sizes (log2) -system.physmem.writePktSize::1 0 # Write request sizes (log2) -system.physmem.writePktSize::2 0 # Write request sizes (log2) -system.physmem.writePktSize::3 0 # Write request sizes (log2) -system.physmem.writePktSize::4 0 # Write request sizes (log2) -system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 241 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 136 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 36 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 17 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 5 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 2 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 2 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 2 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 2 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 62 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 435.612903 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 295.844737 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 352.802892 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 8 12.90% 12.90% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 16 25.81% 38.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 10 16.13% 54.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 7 11.29% 66.13% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 2 3.23% 69.35% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 3 4.84% 74.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 2 3.23% 77.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 4 6.45% 83.87% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 10 16.13% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 62 # Bytes accessed per row activation -system.physmem.totQLat 6135000 # Total ticks spent queuing -system.physmem.totMemAccLat 14478750 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2225000 # Total ticks spent in databus transfers -system.physmem.avgQLat 13786.52 # Average queueing delay per DRAM burst -system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 32536.52 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1402.82 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1402.82 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s -system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 10.96 # Data bus utilization in percentage -system.physmem.busUtilRead 10.96 # Data bus utilization in percentage for reads -system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.85 # Average read queue length when enqueuing -system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 373 # Number of row buffer hits during reads -system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 83.82 # Row buffer hit rate for reads -system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 45529.21 # Average gap between requests -system.physmem.pageHitRate 83.82 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 349860 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 170775 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 2334780 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 1229280.000000 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 3562500 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 28800 # Energy for precharge background per rank (pJ) -system.physmem_0.actPowerDownEnergy 5660100 # Energy for active power-down per rank (pJ) -system.physmem_0.prePowerDownEnergy 960 # Energy for precharge power-down per rank (pJ) -system.physmem_0.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) -system.physmem_0.totalEnergy 13337055 # Total energy per rank (pJ) -system.physmem_0.averagePower 656.916882 # Core power per rank (mW) -system.physmem_0.totalIdleTime 12261000 # Total Idle time Per DRAM Rank -system.physmem_0.memoryStateTime::IDLE 19000 # Time in different power states -system.physmem_0.memoryStateTime::REF 520000 # Time in different power states -system.physmem_0.memoryStateTime::SREF 0 # Time in different power states -system.physmem_0.memoryStateTime::PRE_PDN 2500 # Time in different power states -system.physmem_0.memoryStateTime::ACT 7351250 # Time in different power states -system.physmem_0.memoryStateTime::ACT_PDN 12409250 # Time in different power states -system.physmem_1.actEnergy 164220 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 64515 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 842520 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 1229280.000000 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 1478010 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 68640 # Energy for precharge background per rank (pJ) -system.physmem_1.actPowerDownEnergy 7415130 # Energy for active power-down per rank (pJ) -system.physmem_1.prePowerDownEnergy 238560 # Energy for precharge power-down per rank (pJ) -system.physmem_1.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) -system.physmem_1.totalEnergy 11500875 # Total energy per rank (pJ) -system.physmem_1.averagePower 566.475803 # Core power per rank (mW) -system.physmem_1.totalIdleTime 16880000 # Total Idle time Per DRAM Rank -system.physmem_1.memoryStateTime::IDLE 110000 # Time in different power states -system.physmem_1.memoryStateTime::REF 520000 # Time in different power states -system.physmem_1.memoryStateTime::SREF 0 # Time in different power states -system.physmem_1.memoryStateTime::PRE_PDN 620500 # Time in different power states -system.physmem_1.memoryStateTime::ACT 2792000 # Time in different power states -system.physmem_1.memoryStateTime::ACT_PDN 16259500 # Time in different power states -system.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.cpu.branchPred.lookups 2438 # Number of BP lookups -system.cpu.branchPred.condPredicted 1441 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 523 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 913 # Number of BTB lookups -system.cpu.branchPred.BTBHits 446 # Number of BTB hits -system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 48.849945 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 286 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 57 # Number of incorrect RAS predictions. -system.cpu.branchPred.indirectLookups 163 # Number of indirect predictor lookups. -system.cpu.branchPred.indirectHits 13 # Number of indirect target hits. -system.cpu.branchPred.indirectMisses 150 # Number of indirect misses. -system.cpu.branchPredindirectMispredicted 59 # Number of mispredicted indirect branches. -system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst -system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits -system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses -system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits -system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses -system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits -system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID -system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB -system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch -system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions -system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses -system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses -system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses -system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits -system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses -system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.cpu.dtb.walker.walks 0 # Table walker walks requested -system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst -system.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst -system.cpu.dtb.inst_hits 0 # ITB inst hits -system.cpu.dtb.inst_misses 0 # ITB inst misses -system.cpu.dtb.read_hits 0 # DTB read hits -system.cpu.dtb.read_misses 0 # DTB read misses -system.cpu.dtb.write_hits 0 # DTB write hits -system.cpu.dtb.write_misses 0 # DTB write misses -system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed -system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID -system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID -system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB -system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch -system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions -system.cpu.dtb.read_accesses 0 # DTB read accesses -system.cpu.dtb.write_accesses 0 # DTB write accesses -system.cpu.dtb.inst_accesses 0 # ITB inst accesses -system.cpu.dtb.hits 0 # DTB hits -system.cpu.dtb.misses 0 # DTB misses -system.cpu.dtb.accesses 0 # DTB accesses -system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst -system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits -system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses -system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits -system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses -system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits -system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses -system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID -system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB -system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch -system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions -system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses -system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses -system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses -system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits -system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses -system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses -system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.cpu.itb.walker.walks 0 # Table walker walks requested -system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst -system.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst -system.cpu.itb.inst_hits 0 # ITB inst hits -system.cpu.itb.inst_misses 0 # ITB inst misses -system.cpu.itb.read_hits 0 # DTB read hits -system.cpu.itb.read_misses 0 # DTB read misses -system.cpu.itb.write_hits 0 # DTB write hits -system.cpu.itb.write_misses 0 # DTB write misses -system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed -system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA -system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID -system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID -system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB -system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions -system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch -system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions -system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions -system.cpu.itb.read_accesses 0 # DTB read accesses -system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.inst_accesses 0 # ITB inst accesses -system.cpu.itb.hits 0 # DTB hits -system.cpu.itb.misses 0 # DTB misses -system.cpu.itb.accesses 0 # DTB accesses -system.cpu.workload.numSyscalls 13 # Number of system calls -system.cpu.pwrStateResidencyTicks::ON 20302000 # Cumulative time (in ticks) in various power states -system.cpu.numCycles 40605 # number of cpu cycles simulated -system.cpu.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 6162 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 11460 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2438 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 745 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 8314 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1089 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 142 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.PendingTrapStallCycles 286 # Number of stall cycles due to pending traps -system.cpu.fetch.IcacheWaitRetryStallCycles 466 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 3900 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 180 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 15914 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.856227 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 1.206589 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 9531 59.89% 59.89% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 2501 15.72% 75.61% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 521 3.27% 78.88% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 3361 21.12% 100.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 15914 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.060042 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.282231 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 5816 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 4410 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 5171 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 132 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 385 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 538 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 162 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 10171 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 1674 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 385 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 6927 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 1165 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 2515 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 4182 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 740 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 9091 # Number of instructions processed by rename -system.cpu.rename.SquashedInsts 462 # Number of squashed instructions processed by rename -system.cpu.rename.ROBFullEvents 25 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 1 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 28 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 631 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 9449 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 41113 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 9997 # Number of integer rename lookups -system.cpu.rename.fp_rename_lookups 17 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 5494 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 3955 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 29 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 27 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 332 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 1823 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1287 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 8508 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 38 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 7227 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 183 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 3168 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 8218 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 1 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 15914 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.454128 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 0.844358 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 11653 73.22% 73.22% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1987 12.49% 85.71% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 1624 10.20% 95.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 608 3.82% 99.74% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 42 0.26% 100.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 0 0.00% 100.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::max_value 4 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 15914 # Number of insts issued each cycle -system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 414 28.79% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMisc 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 28.79% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 469 32.61% 61.40% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 538 37.41% 98.82% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMemRead 0 0.00% 98.82% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMemWrite 17 1.18% 100.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 4537 62.78% 62.78% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 5 0.07% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMisc 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.85% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.04% 62.89% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.89% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.89% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.89% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 1601 22.15% 85.04% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1065 14.74% 99.78% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMemRead 0 0.00% 99.78% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMemWrite 16 0.22% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 7227 # Type of FU issued -system.cpu.iq.rate 0.177983 # Inst issue rate -system.cpu.iq.fu_busy_cnt 1438 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.198976 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 31940 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 11705 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 6623 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 49 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 16 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 8632 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 33 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 12 # Number of loads that had data forwarded from stores -system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 796 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 0 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 7 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 349 # Number of stores squashed -system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address -system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 7 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 18 # Number of times an access to memory failed due to the cache being blocked -system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 385 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 345 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 11 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 8559 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 1823 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 1287 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 26 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 3 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 6 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 7 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 60 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 320 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 380 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 6823 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 1419 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 404 # Number of squashed instructions skipped in execute -system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 13 # number of nop insts executed -system.cpu.iew.exec_refs 2443 # number of memory reference insts executed -system.cpu.iew.exec_branches 1299 # Number of branches executed -system.cpu.iew.exec_stores 1024 # Number of stores executed -system.cpu.iew.exec_rate 0.168033 # Inst execution rate -system.cpu.iew.wb_sent 6684 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 6639 # cumulative count of insts written-back -system.cpu.iew.wb_producers 2983 # num instructions producing a value -system.cpu.iew.wb_consumers 5430 # num instructions consuming a value -system.cpu.iew.wb_rate 0.163502 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.549355 # average fanout of values written-back -system.cpu.commit.commitSquashedInsts 2701 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 364 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 15346 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.350450 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 0.989791 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 12681 82.63% 82.63% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1400 9.12% 91.76% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 606 3.95% 95.71% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 298 1.94% 97.65% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 165 1.08% 98.72% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 80 0.52% 99.24% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 44 0.29% 99.53% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 28 0.18% 99.71% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 44 0.29% 100.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 15346 # Number of insts commited each cycle -system.cpu.commit.committedInsts 4592 # Number of instructions committed -system.cpu.commit.committedOps 5378 # Number of ops (including micro ops) committed -system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 1965 # Number of memory references committed -system.cpu.commit.loads 1027 # Number of loads committed -system.cpu.commit.membars 12 # Number of memory barriers committed -system.cpu.commit.branches 1008 # Number of branches committed -system.cpu.commit.fp_insts 16 # Number of committed floating point instructions. -system.cpu.commit.int_insts 4624 # Number of committed integer instructions. -system.cpu.commit.function_calls 82 # Number of function calls committed. -system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction -system.cpu.commit.op_class_0::IntAlu 3406 63.33% 63.33% # Class of committed instruction -system.cpu.commit.op_class_0::IntMult 4 0.07% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::IntDiv 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::FloatAdd 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::FloatMult 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::FloatMisc 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdMult 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdShift 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.41% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatMisc 3 0.06% 63.46% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.46% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.46% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.46% # Class of committed instruction -system.cpu.commit.op_class_0::MemRead 1027 19.10% 82.56% # Class of committed instruction -system.cpu.commit.op_class_0::MemWrite 922 17.14% 99.70% # Class of committed instruction -system.cpu.commit.op_class_0::FloatMemRead 0 0.00% 99.70% # Class of committed instruction -system.cpu.commit.op_class_0::FloatMemWrite 16 0.30% 100.00% # Class of committed instruction -system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction -system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu.commit.op_class_0::total 5378 # Class of committed instruction -system.cpu.commit.bw_lim_events 44 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 23224 # The number of ROB reads -system.cpu.rob.rob_writes 16731 # The number of ROB writes -system.cpu.timesIdled 212 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 24691 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 4592 # Number of Instructions Simulated -system.cpu.committedOps 5378 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 8.842552 # CPI: Cycles Per Instruction -system.cpu.cpi_total 8.842552 # CPI: Total CPI of All Threads -system.cpu.ipc 0.113090 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.113090 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 6850 # number of integer regfile reads -system.cpu.int_regfile_writes 3795 # number of integer regfile writes -system.cpu.fp_regfile_reads 16 # number of floating regfile reads -system.cpu.cc_regfile_reads 24229 # number of cc regfile reads -system.cpu.cc_regfile_writes 2927 # number of cc regfile writes -system.cpu.misc_regfile_reads 2559 # number of misc regfile reads -system.cpu.misc_regfile_writes 24 # number of misc regfile writes -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.cpu.dcache.tags.replacements 1 # number of replacements -system.cpu.dcache.tags.tagsinuse 84.085192 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 1923 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 143 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 13.447552 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 84.085192 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.164229 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.164229 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 142 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 52 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 90 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 0.277344 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 4715 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 4715 # Number of data accesses -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.cpu.dcache.ReadReq_hits::cpu.data 1181 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1181 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 722 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 722 # number of WriteReq hits -system.cpu.dcache.LoadLockedReq_hits::cpu.data 9 # number of LoadLockedReq hits -system.cpu.dcache.LoadLockedReq_hits::total 9 # number of LoadLockedReq hits -system.cpu.dcache.StoreCondReq_hits::cpu.data 11 # number of StoreCondReq hits -system.cpu.dcache.StoreCondReq_hits::total 11 # number of StoreCondReq hits -system.cpu.dcache.demand_hits::cpu.data 1903 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 1903 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 1903 # number of overall hits -system.cpu.dcache.overall_hits::total 1903 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 170 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 170 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 191 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 191 # number of WriteReq misses -system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses -system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses -system.cpu.dcache.demand_misses::cpu.data 361 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 361 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 361 # number of overall misses -system.cpu.dcache.overall_misses::total 361 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 12060000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 12060000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 8016500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 8016500 # number of WriteReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 139000 # number of LoadLockedReq miss cycles -system.cpu.dcache.LoadLockedReq_miss_latency::total 139000 # number of LoadLockedReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 20076500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 20076500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 20076500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 20076500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1351 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1351 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 913 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 913 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 11 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.LoadLockedReq_accesses::total 11 # number of LoadLockedReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::cpu.data 11 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.StoreCondReq_accesses::total 11 # number of StoreCondReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2264 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2264 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2264 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2264 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.125833 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.125833 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.209200 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.209200 # miss rate for WriteReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.181818 # miss rate for LoadLockedReq accesses -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.181818 # miss rate for LoadLockedReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.159452 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.159452 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.159452 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.159452 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70941.176471 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 70941.176471 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41971.204188 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 41971.204188 # average WriteReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 69500 # average LoadLockedReq miss latency -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69500 # average LoadLockedReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 55613.573407 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 55613.573407 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 55613.573407 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 55613.573407 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 853 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 18 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 47.388889 # average number of cycles each access was blocked -system.cpu.dcache.writebacks::writebacks 1 # number of writebacks -system.cpu.dcache.writebacks::total 1 # number of writebacks -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 67 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 67 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 150 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 150 # number of WriteReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits -system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 217 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 217 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 217 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 217 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 103 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 103 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 41 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 41 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 144 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 144 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 144 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 144 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7989500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 7989500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2594500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 2594500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10584000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 10584000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10584000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 10584000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.076240 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.076240 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044907 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.044907 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063604 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.063604 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063604 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.063604 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77567.961165 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77567.961165 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63280.487805 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63280.487805 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73500 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 73500 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73500 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 73500 # average overall mshr miss latency -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.cpu.icache.tags.replacements 44 # number of replacements -system.cpu.icache.tags.tagsinuse 137.523624 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 3532 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 299 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 11.812709 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 137.523624 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.268601 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.268601 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 255 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 145 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 110 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.498047 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 8095 # Number of tag accesses -system.cpu.icache.tags.data_accesses 8095 # Number of data accesses -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.cpu.icache.ReadReq_hits::cpu.inst 3532 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 3532 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 3532 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 3532 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 3532 # number of overall hits -system.cpu.icache.overall_hits::total 3532 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 366 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 366 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 366 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 366 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 366 # number of overall misses -system.cpu.icache.overall_misses::total 366 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 25091490 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 25091490 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 25091490 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 25091490 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 25091490 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 25091490 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 3898 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 3898 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 3898 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 3898 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 3898 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 3898 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.093894 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.093894 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.093894 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.093894 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.093894 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.093894 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68555.983607 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 68555.983607 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 68555.983607 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 68555.983607 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 68555.983607 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 68555.983607 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 9833 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 47 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 97 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 1 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 101.371134 # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets 47 # average number of cycles each access was blocked -system.cpu.icache.writebacks::writebacks 44 # number of writebacks -system.cpu.icache.writebacks::total 44 # number of writebacks -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 67 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 67 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 67 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 67 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 67 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 67 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 299 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 299 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 299 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 299 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 299 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 299 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 22025990 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 22025990 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 22025990 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 22025990 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 22025990 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 22025990 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.076706 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.076706 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.076706 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.076706 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.076706 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.076706 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73665.518395 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73665.518395 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73665.518395 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 73665.518395 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73665.518395 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 73665.518395 # average overall mshr miss latency -system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.prefetcher.num_hwpf_issued 112 # number of hwpf issued -system.cpu.l2cache.prefetcher.pfIdentified 112 # number of prefetch candidates identified -system.cpu.l2cache.prefetcher.pfBufferHit 0 # number of redundant prefetches already in prefetch queue -system.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped -system.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size -system.cpu.l2cache.prefetcher.pfSpanPage 0 # number of prefetches not generated due to page crossing -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 17.362749 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 3 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 41 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.073171 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::writebacks 9.237342 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 8.125407 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::writebacks 0.000564 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.000496 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.001060 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1022 13 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_blocks::1024 28 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::0 8 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1022::1 5 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 23 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 5 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1022 0.000793 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.001709 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 7676 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 7676 # Number of data accesses -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.WritebackClean_hits::writebacks 33 # number of WritebackClean hits -system.cpu.l2cache.WritebackClean_hits::total 33 # number of WritebackClean hits -system.cpu.l2cache.ReadExReq_hits::cpu.data 11 # number of ReadExReq hits -system.cpu.l2cache.ReadExReq_hits::total 11 # number of ReadExReq hits -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 8 # number of ReadCleanReq hits -system.cpu.l2cache.ReadCleanReq_hits::total 8 # number of ReadCleanReq hits -system.cpu.l2cache.demand_hits::cpu.inst 8 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::cpu.data 11 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 19 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.inst 8 # number of overall hits -system.cpu.l2cache.overall_hits::cpu.data 11 # number of overall hits -system.cpu.l2cache.overall_hits::total 19 # number of overall hits -system.cpu.l2cache.ReadExReq_misses::cpu.data 30 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 30 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 291 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 291 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 103 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 103 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 291 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 133 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 424 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 291 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 133 # number of overall misses -system.cpu.l2cache.overall_misses::total 424 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2460000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 2460000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 21666500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 21666500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7828000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 7828000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 21666500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 10288000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 31954500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 21666500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 10288000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 31954500 # number of overall miss cycles -system.cpu.l2cache.WritebackClean_accesses::writebacks 33 # number of WritebackClean accesses(hits+misses) -system.cpu.l2cache.WritebackClean_accesses::total 33 # number of WritebackClean accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 41 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 41 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 299 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 299 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 103 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 103 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 299 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 144 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 443 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 299 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 144 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 443 # number of overall (read+write) accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.731707 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 0.731707 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.973244 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.973244 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.973244 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.923611 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.957111 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.973244 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.923611 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.957111 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 82000 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 82000 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 74455.326460 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 74455.326460 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 76000 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 76000 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74455.326460 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77353.383459 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 75364.386792 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74455.326460 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77353.383459 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 75364.386792 # average overall miss latency -system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 1 # number of ReadCleanReq MSHR hits -system.cpu.l2cache.ReadCleanReq_mshr_hits::total 1 # number of ReadCleanReq MSHR hits -system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 5 # number of ReadSharedReq MSHR hits -system.cpu.l2cache.ReadSharedReq_mshr_hits::total 5 # number of ReadSharedReq MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::cpu.data 5 # number of demand (read+write) MSHR hits -system.cpu.l2cache.demand_mshr_hits::total 6 # number of demand (read+write) MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::cpu.data 5 # number of overall MSHR hits -system.cpu.l2cache.overall_mshr_hits::total 6 # number of overall MSHR hits -system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 53 # number of HardPFReq MSHR misses -system.cpu.l2cache.HardPFReq_mshr_misses::total 53 # number of HardPFReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 30 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 30 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 290 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 290 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 98 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 98 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 290 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 128 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 418 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 290 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 128 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 53 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 471 # number of overall MSHR misses -system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 1766926 # number of HardPFReq MSHR miss cycles -system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 1766926 # number of HardPFReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2280000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2280000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 19864000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 19864000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6912500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 6912500 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 19864000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9192500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 29056500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 19864000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9192500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 1766926 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 30823426 # number of overall MSHR miss cycles -system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses -system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.731707 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.731707 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.969900 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.969900 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.951456 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.951456 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.969900 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.888889 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.943567 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.969900 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.888889 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 1.063205 # mshr miss rate for overall accesses -system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 33338.226415 # average HardPFReq mshr miss latency -system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 33338.226415 # average HardPFReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 76000 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 76000 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 68496.551724 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 68496.551724 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70535.714286 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70535.714286 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 68496.551724 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71816.406250 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69513.157895 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 68496.551724 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71816.406250 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 33338.226415 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65442.518047 # average overall mshr miss latency -system.cpu.toL2Bus.snoop_filter.tot_requests 488 # Total number of requests made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_requests 74 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 12 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.snoop_filter.tot_snoops 26 # Total number of snoops made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 24 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 2 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.cpu.toL2Bus.trans_dist::ReadResp 401 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WritebackClean 45 # Transaction distribution -system.cpu.toL2Bus.trans_dist::HardPFReq 69 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 41 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 41 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 299 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 103 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 642 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 288 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 930 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 21952 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9216 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 31168 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 69 # Total snoops (count) -system.cpu.toL2Bus.snoopTraffic 0 # Total snoop traffic (bytes) -system.cpu.toL2Bus.snoop_fanout::samples 512 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.134766 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.353072 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 445 86.91% 86.91% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 65 12.70% 99.61% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 2 0.39% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 512 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 289000 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 1.4 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 448999 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer0.utilization 2.2 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 216995 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer1.utilization 1.1 # Layer utilization (%) -system.membus.snoop_filter.tot_requests 445 # Total number of requests made to the snoop filter. -system.membus.snoop_filter.hit_single_requests 35 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. -system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.pwrStateResidencyTicks::UNDEFINED 20302000 # Cumulative time (in ticks) in various power states -system.membus.trans_dist::ReadResp 414 # Transaction distribution -system.membus.trans_dist::ReadExReq 30 # Transaction distribution -system.membus.trans_dist::ReadExResp 30 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 415 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 889 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 889 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 28416 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 28416 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 0 # Total snoops (count) -system.membus.snoopTraffic 0 # Total snoop traffic (bytes) -system.membus.snoop_fanout::samples 445 # Request fanout histogram -system.membus.snoop_fanout::mean 0 # Request fanout histogram -system.membus.snoop_fanout::stdev 0 # Request fanout histogram -system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 445 100.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::min_value 0 # Request fanout histogram -system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 445 # Request fanout histogram -system.membus.reqLayer0.occupancy 554444 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 2.7 # Layer utilization (%) -system.membus.respLayer1.occupancy 2338250 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 11.5 # Layer utilization (%) +sim_seconds 0.000020 +sim_ticks 20302000 +final_tick 20302000 +sim_freq 1000000000000 +host_inst_rate 45535 +host_op_rate 53318 +host_tick_rate 201173118 +host_mem_usage 277864 +host_seconds 0.10 +sim_insts 4592 +sim_ops 5378 +system.voltage_domain.voltage 1 +system.clk_domain.clock 1000 +system.physmem.pwrStateResidencyTicks::UNDEFINED 20302000 +system.physmem.bytes_read::cpu.inst 18560 +system.physmem.bytes_read::cpu.data 8128 +system.physmem.bytes_read::cpu.l2cache.prefetcher 1728 +system.physmem.bytes_read::total 28416 +system.physmem.bytes_inst_read::cpu.inst 18560 +system.physmem.bytes_inst_read::total 18560 +system.physmem.num_reads::cpu.inst 290 +system.physmem.num_reads::cpu.data 127 +system.physmem.num_reads::cpu.l2cache.prefetcher 27 +system.physmem.num_reads::total 444 +system.physmem.bw_read::cpu.inst 914195646 +system.physmem.bw_read::cpu.data 400354645 +system.physmem.bw_read::cpu.l2cache.prefetcher 85114767 +system.physmem.bw_read::total 1399665058 +system.physmem.bw_inst_read::cpu.inst 914195646 +system.physmem.bw_inst_read::total 914195646 +system.physmem.bw_total::cpu.inst 914195646 +system.physmem.bw_total::cpu.data 400354645 +system.physmem.bw_total::cpu.l2cache.prefetcher 85114767 +system.physmem.bw_total::total 1399665058 +system.physmem.readReqs 445 +system.physmem.writeReqs 0 +system.physmem.readBursts 445 +system.physmem.writeBursts 0 +system.physmem.bytesReadDRAM 28480 +system.physmem.bytesReadWrQ 0 +system.physmem.bytesWritten 0 +system.physmem.bytesReadSys 28480 +system.physmem.bytesWrittenSys 0 +system.physmem.servicedByWrQ 0 +system.physmem.mergedWrBursts 0 +system.physmem.neitherReadNorWriteReqs 0 +system.physmem.perBankRdBursts::0 103 +system.physmem.perBankRdBursts::1 48 +system.physmem.perBankRdBursts::2 19 +system.physmem.perBankRdBursts::3 45 +system.physmem.perBankRdBursts::4 19 +system.physmem.perBankRdBursts::5 37 +system.physmem.perBankRdBursts::6 46 +system.physmem.perBankRdBursts::7 10 +system.physmem.perBankRdBursts::8 4 +system.physmem.perBankRdBursts::9 8 +system.physmem.perBankRdBursts::10 27 +system.physmem.perBankRdBursts::11 47 +system.physmem.perBankRdBursts::12 17 +system.physmem.perBankRdBursts::13 8 +system.physmem.perBankRdBursts::14 0 +system.physmem.perBankRdBursts::15 7 +system.physmem.perBankWrBursts::0 0 +system.physmem.perBankWrBursts::1 0 +system.physmem.perBankWrBursts::2 0 +system.physmem.perBankWrBursts::3 0 +system.physmem.perBankWrBursts::4 0 +system.physmem.perBankWrBursts::5 0 +system.physmem.perBankWrBursts::6 0 +system.physmem.perBankWrBursts::7 0 +system.physmem.perBankWrBursts::8 0 +system.physmem.perBankWrBursts::9 0 +system.physmem.perBankWrBursts::10 0 +system.physmem.perBankWrBursts::11 0 +system.physmem.perBankWrBursts::12 0 +system.physmem.perBankWrBursts::13 0 +system.physmem.perBankWrBursts::14 0 +system.physmem.perBankWrBursts::15 0 +system.physmem.numRdRetry 0 +system.physmem.numWrRetry 0 +system.physmem.totGap 20260500 +system.physmem.readPktSize::0 0 +system.physmem.readPktSize::1 0 +system.physmem.readPktSize::2 0 +system.physmem.readPktSize::3 0 +system.physmem.readPktSize::4 0 +system.physmem.readPktSize::5 0 +system.physmem.readPktSize::6 445 +system.physmem.writePktSize::0 0 +system.physmem.writePktSize::1 0 +system.physmem.writePktSize::2 0 +system.physmem.writePktSize::3 0 +system.physmem.writePktSize::4 0 +system.physmem.writePktSize::5 0 +system.physmem.writePktSize::6 0 +system.physmem.rdQLenPdf::0 241 +system.physmem.rdQLenPdf::1 136 +system.physmem.rdQLenPdf::2 36 +system.physmem.rdQLenPdf::3 17 +system.physmem.rdQLenPdf::4 5 +system.physmem.rdQLenPdf::5 2 +system.physmem.rdQLenPdf::6 2 +system.physmem.rdQLenPdf::7 2 +system.physmem.rdQLenPdf::8 2 +system.physmem.rdQLenPdf::9 2 +system.physmem.rdQLenPdf::10 0 +system.physmem.rdQLenPdf::11 0 +system.physmem.rdQLenPdf::12 0 +system.physmem.rdQLenPdf::13 0 +system.physmem.rdQLenPdf::14 0 +system.physmem.rdQLenPdf::15 0 +system.physmem.rdQLenPdf::16 0 +system.physmem.rdQLenPdf::17 0 +system.physmem.rdQLenPdf::18 0 +system.physmem.rdQLenPdf::19 0 +system.physmem.rdQLenPdf::20 0 +system.physmem.rdQLenPdf::21 0 +system.physmem.rdQLenPdf::22 0 +system.physmem.rdQLenPdf::23 0 +system.physmem.rdQLenPdf::24 0 +system.physmem.rdQLenPdf::25 0 +system.physmem.rdQLenPdf::26 0 +system.physmem.rdQLenPdf::27 0 +system.physmem.rdQLenPdf::28 0 +system.physmem.rdQLenPdf::29 0 +system.physmem.rdQLenPdf::30 0 +system.physmem.rdQLenPdf::31 0 +system.physmem.wrQLenPdf::0 0 +system.physmem.wrQLenPdf::1 0 +system.physmem.wrQLenPdf::2 0 +system.physmem.wrQLenPdf::3 0 +system.physmem.wrQLenPdf::4 0 +system.physmem.wrQLenPdf::5 0 +system.physmem.wrQLenPdf::6 0 +system.physmem.wrQLenPdf::7 0 +system.physmem.wrQLenPdf::8 0 +system.physmem.wrQLenPdf::9 0 +system.physmem.wrQLenPdf::10 0 +system.physmem.wrQLenPdf::11 0 +system.physmem.wrQLenPdf::12 0 +system.physmem.wrQLenPdf::13 0 +system.physmem.wrQLenPdf::14 0 +system.physmem.wrQLenPdf::15 0 +system.physmem.wrQLenPdf::16 0 +system.physmem.wrQLenPdf::17 0 +system.physmem.wrQLenPdf::18 0 +system.physmem.wrQLenPdf::19 0 +system.physmem.wrQLenPdf::20 0 +system.physmem.wrQLenPdf::21 0 +system.physmem.wrQLenPdf::22 0 +system.physmem.wrQLenPdf::23 0 +system.physmem.wrQLenPdf::24 0 +system.physmem.wrQLenPdf::25 0 +system.physmem.wrQLenPdf::26 0 +system.physmem.wrQLenPdf::27 0 +system.physmem.wrQLenPdf::28 0 +system.physmem.wrQLenPdf::29 0 +system.physmem.wrQLenPdf::30 0 +system.physmem.wrQLenPdf::31 0 +system.physmem.wrQLenPdf::32 0 +system.physmem.wrQLenPdf::33 0 +system.physmem.wrQLenPdf::34 0 +system.physmem.wrQLenPdf::35 0 +system.physmem.wrQLenPdf::36 0 +system.physmem.wrQLenPdf::37 0 +system.physmem.wrQLenPdf::38 0 +system.physmem.wrQLenPdf::39 0 +system.physmem.wrQLenPdf::40 0 +system.physmem.wrQLenPdf::41 0 +system.physmem.wrQLenPdf::42 0 +system.physmem.wrQLenPdf::43 0 +system.physmem.wrQLenPdf::44 0 +system.physmem.wrQLenPdf::45 0 +system.physmem.wrQLenPdf::46 0 +system.physmem.wrQLenPdf::47 0 +system.physmem.wrQLenPdf::48 0 +system.physmem.wrQLenPdf::49 0 +system.physmem.wrQLenPdf::50 0 +system.physmem.wrQLenPdf::51 0 +system.physmem.wrQLenPdf::52 0 +system.physmem.wrQLenPdf::53 0 +system.physmem.wrQLenPdf::54 0 +system.physmem.wrQLenPdf::55 0 +system.physmem.wrQLenPdf::56 0 +system.physmem.wrQLenPdf::57 0 +system.physmem.wrQLenPdf::58 0 +system.physmem.wrQLenPdf::59 0 +system.physmem.wrQLenPdf::60 0 +system.physmem.wrQLenPdf::61 0 +system.physmem.wrQLenPdf::62 0 +system.physmem.wrQLenPdf::63 0 +system.physmem.bytesPerActivate::samples 62 +system.physmem.bytesPerActivate::mean 435.612903 +system.physmem.bytesPerActivate::gmean 295.844737 +system.physmem.bytesPerActivate::stdev 352.802892 +system.physmem.bytesPerActivate::0-127 8 12.90% 12.90% +system.physmem.bytesPerActivate::128-255 16 25.81% 38.71% +system.physmem.bytesPerActivate::256-383 10 16.13% 54.84% +system.physmem.bytesPerActivate::384-511 7 11.29% 66.13% +system.physmem.bytesPerActivate::512-639 2 3.23% 69.35% +system.physmem.bytesPerActivate::640-767 3 4.84% 74.19% +system.physmem.bytesPerActivate::768-895 2 3.23% 77.42% +system.physmem.bytesPerActivate::896-1023 4 6.45% 83.87% +system.physmem.bytesPerActivate::1024-1151 10 16.13% 100.00% +system.physmem.bytesPerActivate::total 62 +system.physmem.totQLat 6135000 +system.physmem.totMemAccLat 14478750 +system.physmem.totBusLat 2225000 +system.physmem.avgQLat 13786.52 +system.physmem.avgBusLat 5000.00 +system.physmem.avgMemAccLat 32536.52 +system.physmem.avgRdBW 1402.82 +system.physmem.avgWrBW 0.00 +system.physmem.avgRdBWSys 1402.82 +system.physmem.avgWrBWSys 0.00 +system.physmem.peakBW 12800.00 +system.physmem.busUtil 10.96 +system.physmem.busUtilRead 10.96 +system.physmem.busUtilWrite 0.00 +system.physmem.avgRdQLen 1.85 +system.physmem.avgWrQLen 0.00 +system.physmem.readRowHits 373 +system.physmem.writeRowHits 0 +system.physmem.readRowHitRate 83.82 +system.physmem.writeRowHitRate nan +system.physmem.avgGap 45529.21 +system.physmem.pageHitRate 83.82 +system.physmem_0.actEnergy 349860 +system.physmem_0.preEnergy 170775 +system.physmem_0.readEnergy 2334780 +system.physmem_0.writeEnergy 0 +system.physmem_0.refreshEnergy 1229280.000000 +system.physmem_0.actBackEnergy 3562500 +system.physmem_0.preBackEnergy 28800 +system.physmem_0.actPowerDownEnergy 5660100 +system.physmem_0.prePowerDownEnergy 960 +system.physmem_0.selfRefreshEnergy 0 +system.physmem_0.totalEnergy 13337055 +system.physmem_0.averagePower 656.916882 +system.physmem_0.totalIdleTime 12261000 +system.physmem_0.memoryStateTime::IDLE 19000 +system.physmem_0.memoryStateTime::REF 520000 +system.physmem_0.memoryStateTime::SREF 0 +system.physmem_0.memoryStateTime::PRE_PDN 2500 +system.physmem_0.memoryStateTime::ACT 7351250 +system.physmem_0.memoryStateTime::ACT_PDN 12409250 +system.physmem_1.actEnergy 164220 +system.physmem_1.preEnergy 64515 +system.physmem_1.readEnergy 842520 +system.physmem_1.writeEnergy 0 +system.physmem_1.refreshEnergy 1229280.000000 +system.physmem_1.actBackEnergy 1478010 +system.physmem_1.preBackEnergy 68640 +system.physmem_1.actPowerDownEnergy 7415130 +system.physmem_1.prePowerDownEnergy 238560 +system.physmem_1.selfRefreshEnergy 0 +system.physmem_1.totalEnergy 11500875 +system.physmem_1.averagePower 566.475803 +system.physmem_1.totalIdleTime 16880000 +system.physmem_1.memoryStateTime::IDLE 110000 +system.physmem_1.memoryStateTime::REF 520000 +system.physmem_1.memoryStateTime::SREF 0 +system.physmem_1.memoryStateTime::PRE_PDN 620500 +system.physmem_1.memoryStateTime::ACT 2792000 +system.physmem_1.memoryStateTime::ACT_PDN 16259500 +system.pwrStateResidencyTicks::UNDEFINED 20302000 +system.cpu.branchPred.lookups 2438 +system.cpu.branchPred.condPredicted 1441 +system.cpu.branchPred.condIncorrect 523 +system.cpu.branchPred.BTBLookups 913 +system.cpu.branchPred.BTBHits 446 +system.cpu.branchPred.BTBCorrect 0 +system.cpu.branchPred.BTBHitPct 48.849945 +system.cpu.branchPred.usedRAS 286 +system.cpu.branchPred.RASInCorrect 57 +system.cpu.branchPred.indirectLookups 163 +system.cpu.branchPred.indirectHits 13 +system.cpu.branchPred.indirectMisses 150 +system.cpu.branchPredindirectMispredicted 59 +system.cpu_clk_domain.clock 500 +system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 20302000 +system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 +system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 +system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 +system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 +system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 +system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 +system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 +system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 +system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 +system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 +system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 +system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 +system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 +system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 +system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 +system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 +system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 +system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 +system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 +system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 +system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 +system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 +system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 +system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 +system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 +system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 +system.cpu.dstage2_mmu.stage2_tlb.hits 0 +system.cpu.dstage2_mmu.stage2_tlb.misses 0 +system.cpu.dstage2_mmu.stage2_tlb.accesses 0 +system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 20302000 +system.cpu.dtb.walker.walks 0 +system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 +system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 +system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 +system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 +system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 +system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 +system.cpu.dtb.walker.walkRequestOrigin::total 0 +system.cpu.dtb.inst_hits 0 +system.cpu.dtb.inst_misses 0 +system.cpu.dtb.read_hits 0 +system.cpu.dtb.read_misses 0 +system.cpu.dtb.write_hits 0 +system.cpu.dtb.write_misses 0 +system.cpu.dtb.flush_tlb 0 +system.cpu.dtb.flush_tlb_mva 0 +system.cpu.dtb.flush_tlb_mva_asid 0 +system.cpu.dtb.flush_tlb_asid 0 +system.cpu.dtb.flush_entries 0 +system.cpu.dtb.align_faults 0 +system.cpu.dtb.prefetch_faults 0 +system.cpu.dtb.domain_faults 0 +system.cpu.dtb.perms_faults 0 +system.cpu.dtb.read_accesses 0 +system.cpu.dtb.write_accesses 0 +system.cpu.dtb.inst_accesses 0 +system.cpu.dtb.hits 0 +system.cpu.dtb.misses 0 +system.cpu.dtb.accesses 0 +system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 20302000 +system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 +system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 +system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 +system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 +system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 +system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 +system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 +system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 +system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 +system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 +system.cpu.istage2_mmu.stage2_tlb.read_hits 0 +system.cpu.istage2_mmu.stage2_tlb.read_misses 0 +system.cpu.istage2_mmu.stage2_tlb.write_hits 0 +system.cpu.istage2_mmu.stage2_tlb.write_misses 0 +system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 +system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 +system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 +system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 +system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 +system.cpu.istage2_mmu.stage2_tlb.align_faults 0 +system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 +system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 +system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 +system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 +system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 +system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 +system.cpu.istage2_mmu.stage2_tlb.hits 0 +system.cpu.istage2_mmu.stage2_tlb.misses 0 +system.cpu.istage2_mmu.stage2_tlb.accesses 0 +system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 20302000 +system.cpu.itb.walker.walks 0 +system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 +system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 +system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 +system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 +system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 +system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 +system.cpu.itb.walker.walkRequestOrigin::total 0 +system.cpu.itb.inst_hits 0 +system.cpu.itb.inst_misses 0 +system.cpu.itb.read_hits 0 +system.cpu.itb.read_misses 0 +system.cpu.itb.write_hits 0 +system.cpu.itb.write_misses 0 +system.cpu.itb.flush_tlb 0 +system.cpu.itb.flush_tlb_mva 0 +system.cpu.itb.flush_tlb_mva_asid 0 +system.cpu.itb.flush_tlb_asid 0 +system.cpu.itb.flush_entries 0 +system.cpu.itb.align_faults 0 +system.cpu.itb.prefetch_faults 0 +system.cpu.itb.domain_faults 0 +system.cpu.itb.perms_faults 0 +system.cpu.itb.read_accesses 0 +system.cpu.itb.write_accesses 0 +system.cpu.itb.inst_accesses 0 +system.cpu.itb.hits 0 +system.cpu.itb.misses 0 +system.cpu.itb.accesses 0 +system.cpu.workload.numSyscalls 13 +system.cpu.pwrStateResidencyTicks::ON 20302000 +system.cpu.numCycles 40605 +system.cpu.numWorkItemsStarted 0 +system.cpu.numWorkItemsCompleted 0 +system.cpu.fetch.icacheStallCycles 6162 +system.cpu.fetch.Insts 11460 +system.cpu.fetch.Branches 2438 +system.cpu.fetch.predictedBranches 745 +system.cpu.fetch.Cycles 8314 +system.cpu.fetch.SquashCycles 1088 +system.cpu.fetch.MiscStallCycles 142 +system.cpu.fetch.PendingTrapStallCycles 286 +system.cpu.fetch.IcacheWaitRetryStallCycles 466 +system.cpu.fetch.CacheLines 3900 +system.cpu.fetch.IcacheSquashes 180 +system.cpu.fetch.rateDist::samples 15914 +system.cpu.fetch.rateDist::mean 0.856227 +system.cpu.fetch.rateDist::stdev 1.206589 +system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% +system.cpu.fetch.rateDist::0 9531 59.89% 59.89% +system.cpu.fetch.rateDist::1 2501 15.72% 75.61% +system.cpu.fetch.rateDist::2 521 3.27% 78.88% +system.cpu.fetch.rateDist::3 3361 21.12% 100.00% +system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% +system.cpu.fetch.rateDist::min_value 0 +system.cpu.fetch.rateDist::max_value 3 +system.cpu.fetch.rateDist::total 15914 +system.cpu.fetch.branchRate 0.060042 +system.cpu.fetch.rate 0.282231 +system.cpu.decode.IdleCycles 5816 +system.cpu.decode.BlockedCycles 4410 +system.cpu.decode.RunCycles 5171 +system.cpu.decode.UnblockCycles 132 +system.cpu.decode.SquashCycles 385 +system.cpu.decode.BranchResolved 538 +system.cpu.decode.BranchMispred 162 +system.cpu.decode.DecodedInsts 10171 +system.cpu.decode.SquashedInsts 1674 +system.cpu.rename.SquashCycles 385 +system.cpu.rename.IdleCycles 6927 +system.cpu.rename.BlockCycles 1165 +system.cpu.rename.serializeStallCycles 2515 +system.cpu.rename.RunCycles 4182 +system.cpu.rename.UnblockCycles 740 +system.cpu.rename.RenamedInsts 9091 +system.cpu.rename.SquashedInsts 462 +system.cpu.rename.ROBFullEvents 25 +system.cpu.rename.IQFullEvents 1 +system.cpu.rename.LQFullEvents 28 +system.cpu.rename.SQFullEvents 631 +system.cpu.rename.RenamedOperands 9449 +system.cpu.rename.RenameLookups 41113 +system.cpu.rename.int_rename_lookups 9997 +system.cpu.rename.fp_rename_lookups 17 +system.cpu.rename.CommittedMaps 5494 +system.cpu.rename.UndoneMaps 3955 +system.cpu.rename.serializingInsts 29 +system.cpu.rename.tempSerializingInsts 27 +system.cpu.rename.skidInsts 332 +system.cpu.memDep0.insertedLoads 1823 +system.cpu.memDep0.insertedStores 1287 +system.cpu.memDep0.conflictingLoads 1 +system.cpu.memDep0.conflictingStores 0 +system.cpu.iq.iqInstsAdded 8508 +system.cpu.iq.iqNonSpecInstsAdded 38 +system.cpu.iq.iqInstsIssued 7227 +system.cpu.iq.iqSquashedInstsIssued 183 +system.cpu.iq.iqSquashedInstsExamined 3167 +system.cpu.iq.iqSquashedOperandsExamined 8218 +system.cpu.iq.iqSquashedNonSpecRemoved 1 +system.cpu.iq.issued_per_cycle::samples 15914 +system.cpu.iq.issued_per_cycle::mean 0.454128 +system.cpu.iq.issued_per_cycle::stdev 0.844358 +system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% +system.cpu.iq.issued_per_cycle::0 11653 73.22% 73.22% +system.cpu.iq.issued_per_cycle::1 1987 12.49% 85.71% +system.cpu.iq.issued_per_cycle::2 1624 10.20% 95.92% +system.cpu.iq.issued_per_cycle::3 608 3.82% 99.74% +system.cpu.iq.issued_per_cycle::4 42 0.26% 100.00% +system.cpu.iq.issued_per_cycle::5 0 0.00% 100.00% +system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% +system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% +system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% +system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% +system.cpu.iq.issued_per_cycle::min_value 0 +system.cpu.iq.issued_per_cycle::max_value 4 +system.cpu.iq.issued_per_cycle::total 15914 +system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% +system.cpu.iq.fu_full::IntAlu 414 28.79% 28.79% +system.cpu.iq.fu_full::IntMult 0 0.00% 28.79% +system.cpu.iq.fu_full::IntDiv 0 0.00% 28.79% +system.cpu.iq.fu_full::FloatAdd 0 0.00% 28.79% +system.cpu.iq.fu_full::FloatCmp 0 0.00% 28.79% +system.cpu.iq.fu_full::FloatCvt 0 0.00% 28.79% +system.cpu.iq.fu_full::FloatMult 0 0.00% 28.79% +system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 28.79% +system.cpu.iq.fu_full::FloatDiv 0 0.00% 28.79% +system.cpu.iq.fu_full::FloatMisc 0 0.00% 28.79% +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdAdd 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdAlu 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdCmp 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdCvt 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdMisc 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdMult 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdShift 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 28.79% +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 28.79% +system.cpu.iq.fu_full::MemRead 469 32.61% 61.40% +system.cpu.iq.fu_full::MemWrite 538 37.41% 98.82% +system.cpu.iq.fu_full::FloatMemRead 0 0.00% 98.82% +system.cpu.iq.fu_full::FloatMemWrite 17 1.18% 100.00% +system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% +system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% +system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% +system.cpu.iq.FU_type_0::IntAlu 4537 62.78% 62.78% +system.cpu.iq.FU_type_0::IntMult 5 0.07% 62.85% +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 62.85% +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.85% +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.85% +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.85% +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.85% +system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 62.85% +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.85% +system.cpu.iq.FU_type_0::FloatMisc 0 0.00% 62.85% +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.85% +system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.04% 62.89% +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.89% +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.89% +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.89% +system.cpu.iq.FU_type_0::MemRead 1601 22.15% 85.04% +system.cpu.iq.FU_type_0::MemWrite 1065 14.74% 99.78% +system.cpu.iq.FU_type_0::FloatMemRead 0 0.00% 99.78% +system.cpu.iq.FU_type_0::FloatMemWrite 16 0.22% 100.00% +system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% +system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% +system.cpu.iq.FU_type_0::total 7227 +system.cpu.iq.rate 0.177983 +system.cpu.iq.fu_busy_cnt 1438 +system.cpu.iq.fu_busy_rate 0.198976 +system.cpu.iq.int_inst_queue_reads 31940 +system.cpu.iq.int_inst_queue_writes 11704 +system.cpu.iq.int_inst_queue_wakeup_accesses 6623 +system.cpu.iq.fp_inst_queue_reads 49 +system.cpu.iq.fp_inst_queue_writes 16 +system.cpu.iq.fp_inst_queue_wakeup_accesses 16 +system.cpu.iq.int_alu_accesses 8632 +system.cpu.iq.fp_alu_accesses 33 +system.cpu.iew.lsq.thread0.forwLoads 12 +system.cpu.iew.lsq.thread0.invAddrLoads 0 +system.cpu.iew.lsq.thread0.squashedLoads 796 +system.cpu.iew.lsq.thread0.ignoredResponses 0 +system.cpu.iew.lsq.thread0.memOrderViolation 7 +system.cpu.iew.lsq.thread0.squashedStores 349 +system.cpu.iew.lsq.thread0.invAddrSwpfs 0 +system.cpu.iew.lsq.thread0.blockedLoads 0 +system.cpu.iew.lsq.thread0.rescheduledLoads 7 +system.cpu.iew.lsq.thread0.cacheBlocked 18 +system.cpu.iew.iewIdleCycles 0 +system.cpu.iew.iewSquashCycles 385 +system.cpu.iew.iewBlockCycles 345 +system.cpu.iew.iewUnblockCycles 11 +system.cpu.iew.iewDispatchedInsts 8559 +system.cpu.iew.iewDispSquashedInsts 0 +system.cpu.iew.iewDispLoadInsts 1823 +system.cpu.iew.iewDispStoreInsts 1287 +system.cpu.iew.iewDispNonSpecInsts 26 +system.cpu.iew.iewIQFullEvents 3 +system.cpu.iew.iewLSQFullEvents 6 +system.cpu.iew.memOrderViolationEvents 7 +system.cpu.iew.predictedTakenIncorrect 60 +system.cpu.iew.predictedNotTakenIncorrect 320 +system.cpu.iew.branchMispredicts 380 +system.cpu.iew.iewExecutedInsts 6823 +system.cpu.iew.iewExecLoadInsts 1419 +system.cpu.iew.iewExecSquashedInsts 404 +system.cpu.iew.exec_swp 0 +system.cpu.iew.exec_nop 13 +system.cpu.iew.exec_refs 2443 +system.cpu.iew.exec_branches 1299 +system.cpu.iew.exec_stores 1024 +system.cpu.iew.exec_rate 0.168033 +system.cpu.iew.wb_sent 6684 +system.cpu.iew.wb_count 6639 +system.cpu.iew.wb_producers 2983 +system.cpu.iew.wb_consumers 5430 +system.cpu.iew.wb_rate 0.163502 +system.cpu.iew.wb_fanout 0.549355 +system.cpu.commit.commitSquashedInsts 2701 +system.cpu.commit.commitNonSpecStalls 37 +system.cpu.commit.branchMispredicts 364 +system.cpu.commit.committed_per_cycle::samples 15346 +system.cpu.commit.committed_per_cycle::mean 0.350450 +system.cpu.commit.committed_per_cycle::stdev 0.989791 +system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% +system.cpu.commit.committed_per_cycle::0 12681 82.63% 82.63% +system.cpu.commit.committed_per_cycle::1 1400 9.12% 91.76% +system.cpu.commit.committed_per_cycle::2 606 3.95% 95.71% +system.cpu.commit.committed_per_cycle::3 298 1.94% 97.65% +system.cpu.commit.committed_per_cycle::4 165 1.08% 98.72% +system.cpu.commit.committed_per_cycle::5 80 0.52% 99.24% +system.cpu.commit.committed_per_cycle::6 44 0.29% 99.53% +system.cpu.commit.committed_per_cycle::7 28 0.18% 99.71% +system.cpu.commit.committed_per_cycle::8 44 0.29% 100.00% +system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% +system.cpu.commit.committed_per_cycle::min_value 0 +system.cpu.commit.committed_per_cycle::max_value 8 +system.cpu.commit.committed_per_cycle::total 15346 +system.cpu.commit.committedInsts 4592 +system.cpu.commit.committedOps 5378 +system.cpu.commit.swp_count 0 +system.cpu.commit.refs 1965 +system.cpu.commit.loads 1027 +system.cpu.commit.membars 12 +system.cpu.commit.branches 1008 +system.cpu.commit.fp_insts 16 +system.cpu.commit.int_insts 4624 +system.cpu.commit.function_calls 82 +system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% +system.cpu.commit.op_class_0::IntAlu 3406 63.33% 63.33% +system.cpu.commit.op_class_0::IntMult 4 0.07% 63.41% +system.cpu.commit.op_class_0::IntDiv 0 0.00% 63.41% +system.cpu.commit.op_class_0::FloatAdd 0 0.00% 63.41% +system.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.41% +system.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.41% +system.cpu.commit.op_class_0::FloatMult 0 0.00% 63.41% +system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 63.41% +system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.41% +system.cpu.commit.op_class_0::FloatMisc 0 0.00% 63.41% +system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdMult 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdShift 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.41% +system.cpu.commit.op_class_0::SimdFloatMisc 3 0.06% 63.46% +system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.46% +system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.46% +system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.46% +system.cpu.commit.op_class_0::MemRead 1027 19.10% 82.56% +system.cpu.commit.op_class_0::MemWrite 922 17.14% 99.70% +system.cpu.commit.op_class_0::FloatMemRead 0 0.00% 99.70% +system.cpu.commit.op_class_0::FloatMemWrite 16 0.30% 100.00% +system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% +system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% +system.cpu.commit.op_class_0::total 5378 +system.cpu.commit.bw_lim_events 44 +system.cpu.rob.rob_reads 23224 +system.cpu.rob.rob_writes 16730 +system.cpu.timesIdled 212 +system.cpu.idleCycles 24691 +system.cpu.committedInsts 4592 +system.cpu.committedOps 5378 +system.cpu.cpi 8.842552 +system.cpu.cpi_total 8.842552 +system.cpu.ipc 0.113090 +system.cpu.ipc_total 0.113090 +system.cpu.int_regfile_reads 6850 +system.cpu.int_regfile_writes 3795 +system.cpu.fp_regfile_reads 16 +system.cpu.cc_regfile_reads 24229 +system.cpu.cc_regfile_writes 2927 +system.cpu.misc_regfile_reads 2559 +system.cpu.misc_regfile_writes 24 +system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 20302000 +system.cpu.dcache.tags.replacements 1 +system.cpu.dcache.tags.tagsinuse 84.085192 +system.cpu.dcache.tags.total_refs 1923 +system.cpu.dcache.tags.sampled_refs 143 +system.cpu.dcache.tags.avg_refs 13.447552 +system.cpu.dcache.tags.warmup_cycle 0 +system.cpu.dcache.tags.occ_blocks::cpu.data 84.085192 +system.cpu.dcache.tags.occ_percent::cpu.data 0.164229 +system.cpu.dcache.tags.occ_percent::total 0.164229 +system.cpu.dcache.tags.occ_task_id_blocks::1024 142 +system.cpu.dcache.tags.age_task_id_blocks_1024::0 52 +system.cpu.dcache.tags.age_task_id_blocks_1024::1 90 +system.cpu.dcache.tags.occ_task_id_percent::1024 0.277344 +system.cpu.dcache.tags.tag_accesses 4715 +system.cpu.dcache.tags.data_accesses 4715 +system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 20302000 +system.cpu.dcache.ReadReq_hits::cpu.data 1181 +system.cpu.dcache.ReadReq_hits::total 1181 +system.cpu.dcache.WriteReq_hits::cpu.data 722 +system.cpu.dcache.WriteReq_hits::total 722 +system.cpu.dcache.LoadLockedReq_hits::cpu.data 9 +system.cpu.dcache.LoadLockedReq_hits::total 9 +system.cpu.dcache.StoreCondReq_hits::cpu.data 11 +system.cpu.dcache.StoreCondReq_hits::total 11 +system.cpu.dcache.demand_hits::cpu.data 1903 +system.cpu.dcache.demand_hits::total 1903 +system.cpu.dcache.overall_hits::cpu.data 1903 +system.cpu.dcache.overall_hits::total 1903 +system.cpu.dcache.ReadReq_misses::cpu.data 170 +system.cpu.dcache.ReadReq_misses::total 170 +system.cpu.dcache.WriteReq_misses::cpu.data 191 +system.cpu.dcache.WriteReq_misses::total 191 +system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 +system.cpu.dcache.LoadLockedReq_misses::total 2 +system.cpu.dcache.demand_misses::cpu.data 361 +system.cpu.dcache.demand_misses::total 361 +system.cpu.dcache.overall_misses::cpu.data 361 +system.cpu.dcache.overall_misses::total 361 +system.cpu.dcache.ReadReq_miss_latency::cpu.data 12060000 +system.cpu.dcache.ReadReq_miss_latency::total 12060000 +system.cpu.dcache.WriteReq_miss_latency::cpu.data 8016500 +system.cpu.dcache.WriteReq_miss_latency::total 8016500 +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 139000 +system.cpu.dcache.LoadLockedReq_miss_latency::total 139000 +system.cpu.dcache.demand_miss_latency::cpu.data 20076500 +system.cpu.dcache.demand_miss_latency::total 20076500 +system.cpu.dcache.overall_miss_latency::cpu.data 20076500 +system.cpu.dcache.overall_miss_latency::total 20076500 +system.cpu.dcache.ReadReq_accesses::cpu.data 1351 +system.cpu.dcache.ReadReq_accesses::total 1351 +system.cpu.dcache.WriteReq_accesses::cpu.data 913 +system.cpu.dcache.WriteReq_accesses::total 913 +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 11 +system.cpu.dcache.LoadLockedReq_accesses::total 11 +system.cpu.dcache.StoreCondReq_accesses::cpu.data 11 +system.cpu.dcache.StoreCondReq_accesses::total 11 +system.cpu.dcache.demand_accesses::cpu.data 2264 +system.cpu.dcache.demand_accesses::total 2264 +system.cpu.dcache.overall_accesses::cpu.data 2264 +system.cpu.dcache.overall_accesses::total 2264 +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.125833 +system.cpu.dcache.ReadReq_miss_rate::total 0.125833 +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.209200 +system.cpu.dcache.WriteReq_miss_rate::total 0.209200 +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.181818 +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.181818 +system.cpu.dcache.demand_miss_rate::cpu.data 0.159452 +system.cpu.dcache.demand_miss_rate::total 0.159452 +system.cpu.dcache.overall_miss_rate::cpu.data 0.159452 +system.cpu.dcache.overall_miss_rate::total 0.159452 +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70941.176471 +system.cpu.dcache.ReadReq_avg_miss_latency::total 70941.176471 +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41971.204188 +system.cpu.dcache.WriteReq_avg_miss_latency::total 41971.204188 +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 69500 +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69500 +system.cpu.dcache.demand_avg_miss_latency::cpu.data 55613.573407 +system.cpu.dcache.demand_avg_miss_latency::total 55613.573407 +system.cpu.dcache.overall_avg_miss_latency::cpu.data 55613.573407 +system.cpu.dcache.overall_avg_miss_latency::total 55613.573407 +system.cpu.dcache.blocked_cycles::no_mshrs 0 +system.cpu.dcache.blocked_cycles::no_targets 853 +system.cpu.dcache.blocked::no_mshrs 0 +system.cpu.dcache.blocked::no_targets 18 +system.cpu.dcache.avg_blocked_cycles::no_mshrs nan +system.cpu.dcache.avg_blocked_cycles::no_targets 47.388889 +system.cpu.dcache.writebacks::writebacks 1 +system.cpu.dcache.writebacks::total 1 +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 67 +system.cpu.dcache.ReadReq_mshr_hits::total 67 +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 150 +system.cpu.dcache.WriteReq_mshr_hits::total 150 +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 +system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 +system.cpu.dcache.demand_mshr_hits::cpu.data 217 +system.cpu.dcache.demand_mshr_hits::total 217 +system.cpu.dcache.overall_mshr_hits::cpu.data 217 +system.cpu.dcache.overall_mshr_hits::total 217 +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 103 +system.cpu.dcache.ReadReq_mshr_misses::total 103 +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 41 +system.cpu.dcache.WriteReq_mshr_misses::total 41 +system.cpu.dcache.demand_mshr_misses::cpu.data 144 +system.cpu.dcache.demand_mshr_misses::total 144 +system.cpu.dcache.overall_mshr_misses::cpu.data 144 +system.cpu.dcache.overall_mshr_misses::total 144 +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7989500 +system.cpu.dcache.ReadReq_mshr_miss_latency::total 7989500 +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2594500 +system.cpu.dcache.WriteReq_mshr_miss_latency::total 2594500 +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10584000 +system.cpu.dcache.demand_mshr_miss_latency::total 10584000 +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10584000 +system.cpu.dcache.overall_mshr_miss_latency::total 10584000 +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.076240 +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.076240 +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044907 +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.044907 +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063604 +system.cpu.dcache.demand_mshr_miss_rate::total 0.063604 +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063604 +system.cpu.dcache.overall_mshr_miss_rate::total 0.063604 +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77567.961165 +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77567.961165 +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63280.487805 +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63280.487805 +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73500 +system.cpu.dcache.demand_avg_mshr_miss_latency::total 73500 +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73500 +system.cpu.dcache.overall_avg_mshr_miss_latency::total 73500 +system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 20302000 +system.cpu.icache.tags.replacements 44 +system.cpu.icache.tags.tagsinuse 137.523624 +system.cpu.icache.tags.total_refs 3532 +system.cpu.icache.tags.sampled_refs 299 +system.cpu.icache.tags.avg_refs 11.812709 +system.cpu.icache.tags.warmup_cycle 0 +system.cpu.icache.tags.occ_blocks::cpu.inst 137.523624 +system.cpu.icache.tags.occ_percent::cpu.inst 0.268601 +system.cpu.icache.tags.occ_percent::total 0.268601 +system.cpu.icache.tags.occ_task_id_blocks::1024 255 +system.cpu.icache.tags.age_task_id_blocks_1024::0 145 +system.cpu.icache.tags.age_task_id_blocks_1024::1 110 +system.cpu.icache.tags.occ_task_id_percent::1024 0.498047 +system.cpu.icache.tags.tag_accesses 8095 +system.cpu.icache.tags.data_accesses 8095 +system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 20302000 +system.cpu.icache.ReadReq_hits::cpu.inst 3532 +system.cpu.icache.ReadReq_hits::total 3532 +system.cpu.icache.demand_hits::cpu.inst 3532 +system.cpu.icache.demand_hits::total 3532 +system.cpu.icache.overall_hits::cpu.inst 3532 +system.cpu.icache.overall_hits::total 3532 +system.cpu.icache.ReadReq_misses::cpu.inst 366 +system.cpu.icache.ReadReq_misses::total 366 +system.cpu.icache.demand_misses::cpu.inst 366 +system.cpu.icache.demand_misses::total 366 +system.cpu.icache.overall_misses::cpu.inst 366 +system.cpu.icache.overall_misses::total 366 +system.cpu.icache.ReadReq_miss_latency::cpu.inst 25091490 +system.cpu.icache.ReadReq_miss_latency::total 25091490 +system.cpu.icache.demand_miss_latency::cpu.inst 25091490 +system.cpu.icache.demand_miss_latency::total 25091490 +system.cpu.icache.overall_miss_latency::cpu.inst 25091490 +system.cpu.icache.overall_miss_latency::total 25091490 +system.cpu.icache.ReadReq_accesses::cpu.inst 3898 +system.cpu.icache.ReadReq_accesses::total 3898 +system.cpu.icache.demand_accesses::cpu.inst 3898 +system.cpu.icache.demand_accesses::total 3898 +system.cpu.icache.overall_accesses::cpu.inst 3898 +system.cpu.icache.overall_accesses::total 3898 +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.093894 +system.cpu.icache.ReadReq_miss_rate::total 0.093894 +system.cpu.icache.demand_miss_rate::cpu.inst 0.093894 +system.cpu.icache.demand_miss_rate::total 0.093894 +system.cpu.icache.overall_miss_rate::cpu.inst 0.093894 +system.cpu.icache.overall_miss_rate::total 0.093894 +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68555.983607 +system.cpu.icache.ReadReq_avg_miss_latency::total 68555.983607 +system.cpu.icache.demand_avg_miss_latency::cpu.inst 68555.983607 +system.cpu.icache.demand_avg_miss_latency::total 68555.983607 +system.cpu.icache.overall_avg_miss_latency::cpu.inst 68555.983607 +system.cpu.icache.overall_avg_miss_latency::total 68555.983607 +system.cpu.icache.blocked_cycles::no_mshrs 9833 +system.cpu.icache.blocked_cycles::no_targets 47 +system.cpu.icache.blocked::no_mshrs 97 +system.cpu.icache.blocked::no_targets 1 +system.cpu.icache.avg_blocked_cycles::no_mshrs 101.371134 +system.cpu.icache.avg_blocked_cycles::no_targets 47 +system.cpu.icache.writebacks::writebacks 44 +system.cpu.icache.writebacks::total 44 +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 67 +system.cpu.icache.ReadReq_mshr_hits::total 67 +system.cpu.icache.demand_mshr_hits::cpu.inst 67 +system.cpu.icache.demand_mshr_hits::total 67 +system.cpu.icache.overall_mshr_hits::cpu.inst 67 +system.cpu.icache.overall_mshr_hits::total 67 +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 299 +system.cpu.icache.ReadReq_mshr_misses::total 299 +system.cpu.icache.demand_mshr_misses::cpu.inst 299 +system.cpu.icache.demand_mshr_misses::total 299 +system.cpu.icache.overall_mshr_misses::cpu.inst 299 +system.cpu.icache.overall_mshr_misses::total 299 +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 22025990 +system.cpu.icache.ReadReq_mshr_miss_latency::total 22025990 +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 22025990 +system.cpu.icache.demand_mshr_miss_latency::total 22025990 +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 22025990 +system.cpu.icache.overall_mshr_miss_latency::total 22025990 +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.076706 +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.076706 +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.076706 +system.cpu.icache.demand_mshr_miss_rate::total 0.076706 +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.076706 +system.cpu.icache.overall_mshr_miss_rate::total 0.076706 +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73665.518395 +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73665.518395 +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73665.518395 +system.cpu.icache.demand_avg_mshr_miss_latency::total 73665.518395 +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73665.518395 +system.cpu.icache.overall_avg_mshr_miss_latency::total 73665.518395 +system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 20302000 +system.cpu.l2cache.prefetcher.num_hwpf_issued 112 +system.cpu.l2cache.prefetcher.pfIdentified 112 +system.cpu.l2cache.prefetcher.pfBufferHit 0 +system.cpu.l2cache.prefetcher.pfInCache 0 +system.cpu.l2cache.prefetcher.pfRemovedFull 0 +system.cpu.l2cache.prefetcher.pfSpanPage 0 +system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 20302000 +system.cpu.l2cache.tags.replacements 0 +system.cpu.l2cache.tags.tagsinuse 17.362749 +system.cpu.l2cache.tags.total_refs 3 +system.cpu.l2cache.tags.sampled_refs 41 +system.cpu.l2cache.tags.avg_refs 0.073171 +system.cpu.l2cache.tags.warmup_cycle 0 +system.cpu.l2cache.tags.occ_blocks::writebacks 9.237342 +system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 8.125407 +system.cpu.l2cache.tags.occ_percent::writebacks 0.000564 +system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.000496 +system.cpu.l2cache.tags.occ_percent::total 0.001060 +system.cpu.l2cache.tags.occ_task_id_blocks::1022 13 +system.cpu.l2cache.tags.occ_task_id_blocks::1024 28 +system.cpu.l2cache.tags.age_task_id_blocks_1022::0 8 +system.cpu.l2cache.tags.age_task_id_blocks_1022::1 5 +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 23 +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 5 +system.cpu.l2cache.tags.occ_task_id_percent::1022 0.000793 +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.001709 +system.cpu.l2cache.tags.tag_accesses 7676 +system.cpu.l2cache.tags.data_accesses 7676 +system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 20302000 +system.cpu.l2cache.WritebackClean_hits::writebacks 33 +system.cpu.l2cache.WritebackClean_hits::total 33 +system.cpu.l2cache.ReadExReq_hits::cpu.data 11 +system.cpu.l2cache.ReadExReq_hits::total 11 +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 8 +system.cpu.l2cache.ReadCleanReq_hits::total 8 +system.cpu.l2cache.demand_hits::cpu.inst 8 +system.cpu.l2cache.demand_hits::cpu.data 11 +system.cpu.l2cache.demand_hits::total 19 +system.cpu.l2cache.overall_hits::cpu.inst 8 +system.cpu.l2cache.overall_hits::cpu.data 11 +system.cpu.l2cache.overall_hits::total 19 +system.cpu.l2cache.ReadExReq_misses::cpu.data 30 +system.cpu.l2cache.ReadExReq_misses::total 30 +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 291 +system.cpu.l2cache.ReadCleanReq_misses::total 291 +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 103 +system.cpu.l2cache.ReadSharedReq_misses::total 103 +system.cpu.l2cache.demand_misses::cpu.inst 291 +system.cpu.l2cache.demand_misses::cpu.data 133 +system.cpu.l2cache.demand_misses::total 424 +system.cpu.l2cache.overall_misses::cpu.inst 291 +system.cpu.l2cache.overall_misses::cpu.data 133 +system.cpu.l2cache.overall_misses::total 424 +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2460000 +system.cpu.l2cache.ReadExReq_miss_latency::total 2460000 +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 21666500 +system.cpu.l2cache.ReadCleanReq_miss_latency::total 21666500 +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7828000 +system.cpu.l2cache.ReadSharedReq_miss_latency::total 7828000 +system.cpu.l2cache.demand_miss_latency::cpu.inst 21666500 +system.cpu.l2cache.demand_miss_latency::cpu.data 10288000 +system.cpu.l2cache.demand_miss_latency::total 31954500 +system.cpu.l2cache.overall_miss_latency::cpu.inst 21666500 +system.cpu.l2cache.overall_miss_latency::cpu.data 10288000 +system.cpu.l2cache.overall_miss_latency::total 31954500 +system.cpu.l2cache.WritebackClean_accesses::writebacks 33 +system.cpu.l2cache.WritebackClean_accesses::total 33 +system.cpu.l2cache.ReadExReq_accesses::cpu.data 41 +system.cpu.l2cache.ReadExReq_accesses::total 41 +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 299 +system.cpu.l2cache.ReadCleanReq_accesses::total 299 +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 103 +system.cpu.l2cache.ReadSharedReq_accesses::total 103 +system.cpu.l2cache.demand_accesses::cpu.inst 299 +system.cpu.l2cache.demand_accesses::cpu.data 144 +system.cpu.l2cache.demand_accesses::total 443 +system.cpu.l2cache.overall_accesses::cpu.inst 299 +system.cpu.l2cache.overall_accesses::cpu.data 144 +system.cpu.l2cache.overall_accesses::total 443 +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.731707 +system.cpu.l2cache.ReadExReq_miss_rate::total 0.731707 +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.973244 +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.973244 +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 +system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.973244 +system.cpu.l2cache.demand_miss_rate::cpu.data 0.923611 +system.cpu.l2cache.demand_miss_rate::total 0.957111 +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.973244 +system.cpu.l2cache.overall_miss_rate::cpu.data 0.923611 +system.cpu.l2cache.overall_miss_rate::total 0.957111 +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 82000 +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 82000 +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 74455.326460 +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 74455.326460 +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 76000 +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 76000 +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74455.326460 +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77353.383459 +system.cpu.l2cache.demand_avg_miss_latency::total 75364.386792 +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74455.326460 +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77353.383459 +system.cpu.l2cache.overall_avg_miss_latency::total 75364.386792 +system.cpu.l2cache.blocked_cycles::no_mshrs 0 +system.cpu.l2cache.blocked_cycles::no_targets 0 +system.cpu.l2cache.blocked::no_mshrs 0 +system.cpu.l2cache.blocked::no_targets 0 +system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan +system.cpu.l2cache.avg_blocked_cycles::no_targets nan +system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 1 +system.cpu.l2cache.ReadCleanReq_mshr_hits::total 1 +system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 5 +system.cpu.l2cache.ReadSharedReq_mshr_hits::total 5 +system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 +system.cpu.l2cache.demand_mshr_hits::cpu.data 5 +system.cpu.l2cache.demand_mshr_hits::total 6 +system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 +system.cpu.l2cache.overall_mshr_hits::cpu.data 5 +system.cpu.l2cache.overall_mshr_hits::total 6 +system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 53 +system.cpu.l2cache.HardPFReq_mshr_misses::total 53 +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 30 +system.cpu.l2cache.ReadExReq_mshr_misses::total 30 +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 290 +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 290 +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 98 +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 98 +system.cpu.l2cache.demand_mshr_misses::cpu.inst 290 +system.cpu.l2cache.demand_mshr_misses::cpu.data 128 +system.cpu.l2cache.demand_mshr_misses::total 418 +system.cpu.l2cache.overall_mshr_misses::cpu.inst 290 +system.cpu.l2cache.overall_mshr_misses::cpu.data 128 +system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 53 +system.cpu.l2cache.overall_mshr_misses::total 471 +system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 1766926 +system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 1766926 +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2280000 +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2280000 +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 19864000 +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 19864000 +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6912500 +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 6912500 +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 19864000 +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9192500 +system.cpu.l2cache.demand_mshr_miss_latency::total 29056500 +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 19864000 +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9192500 +system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 1766926 +system.cpu.l2cache.overall_mshr_miss_latency::total 30823426 +system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf +system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.731707 +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.731707 +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.969900 +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.969900 +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.951456 +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.951456 +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.969900 +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.888889 +system.cpu.l2cache.demand_mshr_miss_rate::total 0.943567 +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.969900 +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.888889 +system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf +system.cpu.l2cache.overall_mshr_miss_rate::total 1.063205 +system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 33338.226415 +system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 33338.226415 +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 76000 +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 76000 +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 68496.551724 +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 68496.551724 +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70535.714286 +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70535.714286 +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 68496.551724 +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71816.406250 +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69513.157895 +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 68496.551724 +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71816.406250 +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 33338.226415 +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65442.518047 +system.cpu.toL2Bus.snoop_filter.tot_requests 488 +system.cpu.toL2Bus.snoop_filter.hit_single_requests 74 +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 12 +system.cpu.toL2Bus.snoop_filter.tot_snoops 26 +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 24 +system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 2 +system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 20302000 +system.cpu.toL2Bus.trans_dist::ReadResp 401 +system.cpu.toL2Bus.trans_dist::WritebackClean 45 +system.cpu.toL2Bus.trans_dist::HardPFReq 69 +system.cpu.toL2Bus.trans_dist::ReadExReq 41 +system.cpu.toL2Bus.trans_dist::ReadExResp 41 +system.cpu.toL2Bus.trans_dist::ReadCleanReq 299 +system.cpu.toL2Bus.trans_dist::ReadSharedReq 103 +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 642 +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 288 +system.cpu.toL2Bus.pkt_count::total 930 +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 21952 +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9216 +system.cpu.toL2Bus.pkt_size::total 31168 +system.cpu.toL2Bus.snoops 69 +system.cpu.toL2Bus.snoopTraffic 0 +system.cpu.toL2Bus.snoop_fanout::samples 512 +system.cpu.toL2Bus.snoop_fanout::mean 0.134766 +system.cpu.toL2Bus.snoop_fanout::stdev 0.353072 +system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% +system.cpu.toL2Bus.snoop_fanout::0 445 86.91% 86.91% +system.cpu.toL2Bus.snoop_fanout::1 65 12.70% 99.61% +system.cpu.toL2Bus.snoop_fanout::2 2 0.39% 100.00% +system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% +system.cpu.toL2Bus.snoop_fanout::min_value 0 +system.cpu.toL2Bus.snoop_fanout::max_value 2 +system.cpu.toL2Bus.snoop_fanout::total 512 +system.cpu.toL2Bus.reqLayer0.occupancy 289000 +system.cpu.toL2Bus.reqLayer0.utilization 1.4 +system.cpu.toL2Bus.respLayer0.occupancy 448999 +system.cpu.toL2Bus.respLayer0.utilization 2.2 +system.cpu.toL2Bus.respLayer1.occupancy 216995 +system.cpu.toL2Bus.respLayer1.utilization 1.1 +system.membus.snoop_filter.tot_requests 445 +system.membus.snoop_filter.hit_single_requests 35 +system.membus.snoop_filter.hit_multi_requests 0 +system.membus.snoop_filter.tot_snoops 0 +system.membus.snoop_filter.hit_single_snoops 0 +system.membus.snoop_filter.hit_multi_snoops 0 +system.membus.pwrStateResidencyTicks::UNDEFINED 20302000 +system.membus.trans_dist::ReadResp 414 +system.membus.trans_dist::ReadExReq 30 +system.membus.trans_dist::ReadExResp 30 +system.membus.trans_dist::ReadSharedReq 415 +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 889 +system.membus.pkt_count::total 889 +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 28416 +system.membus.pkt_size::total 28416 +system.membus.snoops 0 +system.membus.snoopTraffic 0 +system.membus.snoop_fanout::samples 445 +system.membus.snoop_fanout::mean 0 +system.membus.snoop_fanout::stdev 0 +system.membus.snoop_fanout::underflows 0 0.00% 0.00% +system.membus.snoop_fanout::0 445 100.00% 100.00% +system.membus.snoop_fanout::1 0 0.00% 100.00% +system.membus.snoop_fanout::overflows 0 0.00% 100.00% +system.membus.snoop_fanout::min_value 0 +system.membus.snoop_fanout::max_value 0 +system.membus.snoop_fanout::total 445 +system.membus.reqLayer0.occupancy 554444 +system.membus.reqLayer0.utilization 2.7 +system.membus.respLayer1.occupancy 2338250 +system.membus.respLayer1.utilization 11.5 ---------- End Simulation Statistics ---------- |