diff options
Diffstat (limited to 'tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt')
-rw-r--r-- | tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt | 45 |
1 files changed, 40 insertions, 5 deletions
diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt index 3e831f55e..ba11ac8e8 100644 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt @@ -4,11 +4,11 @@ sim_seconds 0.000026 # Nu sim_ticks 25969000 # Number of ticks simulated final_tick 25969000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 82063 # Simulator instruction rate (inst/s) -host_op_rate 101927 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 466514904 # Simulator tick rate (ticks/s) -host_mem_usage 320464 # Number of bytes of host memory used -host_seconds 0.06 # Real time elapsed on the host +host_inst_rate 376681 # Simulator instruction rate (inst/s) +host_op_rate 467447 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 2137718143 # Simulator tick rate (ticks/s) +host_mem_usage 306356 # Number of bytes of host memory used +host_seconds 0.01 # Real time elapsed on the host sim_insts 4565 # Number of instructions simulated sim_ops 5672 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts @@ -153,6 +153,41 @@ system.cpu.num_busy_cycles 51938 # Nu system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.Branches 1007 # Number of branches fetched +system.cpu.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction +system.cpu.op_class::IntAlu 3597 62.64% 62.64% # Class of executed instruction +system.cpu.op_class::IntMult 4 0.07% 62.71% # Class of executed instruction +system.cpu.op_class::IntDiv 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::FloatAdd 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::FloatCmp 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::FloatCvt 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::FloatMult 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::FloatDiv 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::FloatSqrt 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdAdd 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdAddAcc 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdAlu 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdCmp 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdCvt 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdMisc 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdMult 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdMultAcc 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdShift 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdShiftAcc 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdSqrt 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdFloatAdd 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdFloatAlu 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdFloatCmp 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdFloatCvt 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdFloatDiv 0 0.00% 62.71% # Class of executed instruction +system.cpu.op_class::SimdFloatMisc 3 0.05% 62.77% # Class of executed instruction +system.cpu.op_class::SimdFloatMult 0 0.00% 62.77% # Class of executed instruction +system.cpu.op_class::SimdFloatMultAcc 0 0.00% 62.77% # Class of executed instruction +system.cpu.op_class::SimdFloatSqrt 0 0.00% 62.77% # Class of executed instruction +system.cpu.op_class::MemRead 1200 20.90% 83.66% # Class of executed instruction +system.cpu.op_class::MemWrite 938 16.34% 100.00% # Class of executed instruction +system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction +system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction +system.cpu.op_class::total 5742 # Class of executed instruction system.cpu.icache.tags.replacements 1 # number of replacements system.cpu.icache.tags.tagsinuse 114.614391 # Cycle average of tags in use system.cpu.icache.tags.total_refs 4364 # Total number of references to valid blocks. |