diff options
Diffstat (limited to 'tests/quick/se/00.hello/ref/arm/linux')
24 files changed, 0 insertions, 9184 deletions
diff --git a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/config.ini b/tests/quick/se/00.hello/ref/arm/linux/minor-timing/config.ini deleted file mode 100644 index b967ed849..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/config.ini +++ /dev/null @@ -1,1021 +0,0 @@ -[root] -type=Root -children=system -eventq_index=0 -full_system=false -sim_quantum=0 -time_sync_enable=false -time_sync_period=100000000000 -time_sync_spin_threshold=100000000 - -[system] -type=System -children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain -boot_osflags=a -cache_line_size=64 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -exit_on_work_items=false -init_param=0 -kernel= -kernel_addr_check=true -load_addr_mask=1099511627775 -load_offset=0 -mem_mode=timing -mem_ranges= -memories=system.physmem -mmap_using_noreserve=false -multi_thread=false -num_work_ids=16 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -readfile= -symbolfile= -thermal_components= -thermal_model=Null -work_begin_ckpt_count=0 -work_begin_cpu_id_exit=-1 -work_begin_exit_count=0 -work_cpus_ckpt_count=0 -work_end_ckpt_count=0 -work_end_exit_count=0 -work_item_id=-1 -system_port=system.membus.slave[0] - -[system.clk_domain] -type=SrcClockDomain -clock=1000 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.cpu] -type=MinorCPU -children=branchPred dcache dstage2_mmu dtb executeFuncUnits icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload -branchPred=system.cpu.branchPred -checker=Null -clk_domain=system.cpu_clk_domain -cpu_id=0 -decodeCycleInput=true -decodeInputBufferSize=3 -decodeInputWidth=2 -decodeToExecuteForwardDelay=1 -default_p_state=UNDEFINED -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu.dstage2_mmu -dtb=system.cpu.dtb -enableIdling=true -eventq_index=0 -executeAllowEarlyMemoryIssue=true -executeBranchDelay=1 -executeCommitLimit=2 -executeCycleInput=true -executeFuncUnits=system.cpu.executeFuncUnits -executeInputBufferSize=7 -executeInputWidth=2 -executeIssueLimit=2 -executeLSQMaxStoreBufferStoresPerCycle=2 -executeLSQRequestsQueueSize=1 -executeLSQStoreBufferSize=5 -executeLSQTransfersQueueSize=2 -executeMaxAccessesInMemory=2 -executeMemoryCommitLimit=1 -executeMemoryIssueLimit=1 -executeMemoryWidth=0 -executeSetTraceTimeOnCommit=true -executeSetTraceTimeOnIssue=false -fetch1FetchLimit=1 -fetch1LineSnapWidth=0 -fetch1LineWidth=0 -fetch1ToFetch2BackwardDelay=1 -fetch1ToFetch2ForwardDelay=1 -fetch2CycleInput=true -fetch2InputBufferSize=2 -fetch2ToDecodeForwardDelay=1 -function_trace=false -function_trace_start=0 -interrupts=system.cpu.interrupts -isa=system.cpu.isa -istage2_mmu=system.cpu.istage2_mmu -itb=system.cpu.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -profile=0 -progress_interval=0 -simpoint_start_insts= -socket_id=0 -switched_out=false -syscallRetryLatency=10000 -system=system -threadPolicy=RoundRobin -tracer=system.cpu.tracer -workload=system.cpu.workload -dcache_port=system.cpu.dcache.cpu_side -icache_port=system.cpu.icache.cpu_side - -[system.cpu.branchPred] -type=TournamentBP -BTBEntries=4096 -BTBTagSize=16 -RASSize=16 -choiceCtrBits=2 -choicePredictorSize=8192 -eventq_index=0 -globalCtrBits=2 -globalPredictorSize=8192 -indirectHashGHR=true -indirectHashTargets=true -indirectPathLength=3 -indirectSets=256 -indirectTagSize=16 -indirectWays=2 -instShiftAmt=2 -localCtrBits=2 -localHistoryTableSize=2048 -localPredictorSize=2048 -numThreads=1 -useIndirect=true - -[system.cpu.dcache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=262144 -system=system -tag_latency=2 -tags=system.cpu.dcache.tags -tgts_per_mshr=20 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu.dcache_port -mem_side=system.cpu.toL2Bus.slave[1] - -[system.cpu.dcache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=262144 -tag_latency=2 - -[system.cpu.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.dtb - -[system.cpu.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.dstage2_mmu.stage2_tlb.walker - -[system.cpu.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.dtb.walker - -[system.cpu.dtb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[3] - -[system.cpu.executeFuncUnits] -type=MinorFUPool -children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 -eventq_index=0 -funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6 - -[system.cpu.executeFuncUnits.funcUnits0] -type=MinorFU -children=opClasses timings -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses -opLat=3 -timings=system.cpu.executeFuncUnits.funcUnits0.timings - -[system.cpu.executeFuncUnits.funcUnits0.opClasses] -type=MinorOpClassSet -children=opClasses -eventq_index=0 -opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses - -[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses] -type=MinorOpClass -eventq_index=0 -opClass=IntAlu - -[system.cpu.executeFuncUnits.funcUnits0.timings] -type=MinorFUTiming -children=opClasses -description=Int -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=0 -match=0 -opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses -srcRegsRelativeLats=2 -suppress=false - -[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu.executeFuncUnits.funcUnits1] -type=MinorFU -children=opClasses timings -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses -opLat=3 -timings=system.cpu.executeFuncUnits.funcUnits1.timings - -[system.cpu.executeFuncUnits.funcUnits1.opClasses] -type=MinorOpClassSet -children=opClasses -eventq_index=0 -opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses - -[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses] -type=MinorOpClass -eventq_index=0 -opClass=IntAlu - -[system.cpu.executeFuncUnits.funcUnits1.timings] -type=MinorFUTiming -children=opClasses -description=Int -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=0 -match=0 -opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses -srcRegsRelativeLats=2 -suppress=false - -[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu.executeFuncUnits.funcUnits2] -type=MinorFU -children=opClasses timings -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses -opLat=3 -timings=system.cpu.executeFuncUnits.funcUnits2.timings - -[system.cpu.executeFuncUnits.funcUnits2.opClasses] -type=MinorOpClassSet -children=opClasses -eventq_index=0 -opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses - -[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses] -type=MinorOpClass -eventq_index=0 -opClass=IntMult - -[system.cpu.executeFuncUnits.funcUnits2.timings] -type=MinorFUTiming -children=opClasses -description=Mul -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=0 -match=0 -opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses -srcRegsRelativeLats=0 -suppress=false - -[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu.executeFuncUnits.funcUnits3] -type=MinorFU -children=opClasses -cantForwardFromFUIndices= -eventq_index=0 -issueLat=9 -opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses -opLat=9 -timings= - -[system.cpu.executeFuncUnits.funcUnits3.opClasses] -type=MinorOpClassSet -children=opClasses -eventq_index=0 -opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses - -[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses] -type=MinorOpClass -eventq_index=0 -opClass=IntDiv - -[system.cpu.executeFuncUnits.funcUnits4] -type=MinorFU -children=opClasses timings -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses -opLat=6 -timings=system.cpu.executeFuncUnits.funcUnits4.timings - -[system.cpu.executeFuncUnits.funcUnits4.opClasses] -type=MinorOpClassSet -children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 -eventq_index=0 -opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27 - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00] -type=MinorOpClass -eventq_index=0 -opClass=FloatAdd - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01] -type=MinorOpClass -eventq_index=0 -opClass=FloatCmp - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02] -type=MinorOpClass -eventq_index=0 -opClass=FloatCvt - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03] -type=MinorOpClass -eventq_index=0 -opClass=FloatMisc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04] -type=MinorOpClass -eventq_index=0 -opClass=FloatMult - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05] -type=MinorOpClass -eventq_index=0 -opClass=FloatMultAcc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06] -type=MinorOpClass -eventq_index=0 -opClass=FloatDiv - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07] -type=MinorOpClass -eventq_index=0 -opClass=FloatSqrt - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08] -type=MinorOpClass -eventq_index=0 -opClass=SimdAdd - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09] -type=MinorOpClass -eventq_index=0 -opClass=SimdAddAcc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10] -type=MinorOpClass -eventq_index=0 -opClass=SimdAlu - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11] -type=MinorOpClass -eventq_index=0 -opClass=SimdCmp - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12] -type=MinorOpClass -eventq_index=0 -opClass=SimdCvt - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13] -type=MinorOpClass -eventq_index=0 -opClass=SimdMisc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14] -type=MinorOpClass -eventq_index=0 -opClass=SimdMult - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15] -type=MinorOpClass -eventq_index=0 -opClass=SimdMultAcc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16] -type=MinorOpClass -eventq_index=0 -opClass=SimdShift - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17] -type=MinorOpClass -eventq_index=0 -opClass=SimdShiftAcc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18] -type=MinorOpClass -eventq_index=0 -opClass=SimdSqrt - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatAdd - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatAlu - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatCmp - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatCvt - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatDiv - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatMisc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatMult - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatMultAcc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatSqrt - -[system.cpu.executeFuncUnits.funcUnits4.timings] -type=MinorFUTiming -children=opClasses -description=FloatSimd -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=0 -match=0 -opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses -srcRegsRelativeLats=2 -suppress=false - -[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu.executeFuncUnits.funcUnits5] -type=MinorFU -children=opClasses timings -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses -opLat=1 -timings=system.cpu.executeFuncUnits.funcUnits5.timings - -[system.cpu.executeFuncUnits.funcUnits5.opClasses] -type=MinorOpClassSet -children=opClasses0 opClasses1 opClasses2 opClasses3 -eventq_index=0 -opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses2 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses3 - -[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0] -type=MinorOpClass -eventq_index=0 -opClass=MemRead - -[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1] -type=MinorOpClass -eventq_index=0 -opClass=MemWrite - -[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses2] -type=MinorOpClass -eventq_index=0 -opClass=FloatMemRead - -[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses3] -type=MinorOpClass -eventq_index=0 -opClass=FloatMemWrite - -[system.cpu.executeFuncUnits.funcUnits5.timings] -type=MinorFUTiming -children=opClasses -description=Mem -eventq_index=0 -extraAssumedLat=2 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=0 -match=0 -opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses -srcRegsRelativeLats=1 -suppress=false - -[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu.executeFuncUnits.funcUnits6] -type=MinorFU -children=opClasses -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses -opLat=1 -timings= - -[system.cpu.executeFuncUnits.funcUnits6.opClasses] -type=MinorOpClassSet -children=opClasses0 opClasses1 -eventq_index=0 -opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1 - -[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0] -type=MinorOpClass -eventq_index=0 -opClass=IprAccess - -[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1] -type=MinorOpClass -eventq_index=0 -opClass=InstPrefetch - -[system.cpu.icache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=true -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=131072 -system=system -tag_latency=2 -tags=system.cpu.icache.tags -tgts_per_mshr=20 -write_buffers=8 -writeback_clean=true -cpu_side=system.cpu.icache_port -mem_side=system.cpu.toL2Bus.slave[0] - -[system.cpu.icache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=131072 -tag_latency=2 - -[system.cpu.interrupts] -type=ArmInterrupts -eventq_index=0 - -[system.cpu.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -midr=1091551472 -pmu=Null -system=system - -[system.cpu.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.itb - -[system.cpu.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.istage2_mmu.stage2_tlb.walker - -[system.cpu.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.itb.walker - -[system.cpu.itb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[2] - -[system.cpu.l2cache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=8 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=20 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=20 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=20 -sequential_access=false -size=2097152 -system=system -tag_latency=20 -tags=system.cpu.l2cache.tags -tgts_per_mshr=12 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu.toL2Bus.master[0] -mem_side=system.membus.slave[1] - -[system.cpu.l2cache.tags] -type=LRU -assoc=8 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=20 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=2097152 -tag_latency=20 - -[system.cpu.toL2Bus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=0 -frontend_latency=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=false -power_model=Null -response_latency=1 -snoop_filter=system.cpu.toL2Bus.snoop_filter -snoop_response_latency=1 -system=system -use_default_range=false -width=32 -master=system.cpu.l2cache.cpu_side -slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port - -[system.cpu.toL2Bus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=0 -max_capacity=8388608 -system=system - -[system.cpu.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu.workload] -type=Process -cmd=hello -cwd= -drivers= -egid=100 -env= -errout=cerr -euid=100 -eventq_index=0 -executable=/usr/local/google/home/gabeblack/gem5/dist/m5/regression/test-progs/hello/bin/arm/linux/hello -gid=100 -input=cin -kvmInSE=false -maxStackSize=67108864 -output=cout -pgid=100 -pid=100 -ppid=0 -simpoint=0 -system=system -uid=100 -useArchPT=false - -[system.cpu_clk_domain] -type=SrcClockDomain -clock=500 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.dvfs_handler] -type=DVFSHandler -domains= -enable=false -eventq_index=0 -sys_clk_domain=system.clk_domain -transition_latency=100000000 - -[system.membus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=4 -frontend_latency=3 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=true -power_model=Null -response_latency=2 -snoop_filter=system.membus.snoop_filter -snoop_response_latency=4 -system=system -use_default_range=false -width=16 -master=system.physmem.port -slave=system.system_port system.cpu.l2cache.mem_side - -[system.membus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=1 -max_capacity=8388608 -system=system - -[system.physmem] -type=DRAMCtrl -IDD0=0.055000 -IDD02=0.000000 -IDD2N=0.032000 -IDD2N2=0.000000 -IDD2P0=0.000000 -IDD2P02=0.000000 -IDD2P1=0.032000 -IDD2P12=0.000000 -IDD3N=0.038000 -IDD3N2=0.000000 -IDD3P0=0.000000 -IDD3P02=0.000000 -IDD3P1=0.038000 -IDD3P12=0.000000 -IDD4R=0.157000 -IDD4R2=0.000000 -IDD4W=0.125000 -IDD4W2=0.000000 -IDD5=0.235000 -IDD52=0.000000 -IDD6=0.020000 -IDD62=0.000000 -VDD=1.500000 -VDD2=0.000000 -activation_limit=4 -addr_mapping=RoRaBaCoCh -bank_groups_per_rank=0 -banks_per_rank=8 -burst_length=8 -channels=1 -clk_domain=system.clk_domain -conf_table_reported=true -default_p_state=UNDEFINED -device_bus_width=8 -device_rowbuffer_size=1024 -device_size=536870912 -devices_per_rank=8 -dll=true -eventq_index=0 -in_addr_map=true -kvm_map=true -max_accesses_per_row=16 -mem_sched_policy=frfcfs -min_writes_per_switch=16 -null=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -page_policy=open_adaptive -power_model=Null -range=0:134217727:0:0:0:0 -ranks_per_channel=2 -read_buffer_size=32 -static_backend_latency=10000 -static_frontend_latency=10000 -tBURST=5000 -tCCD_L=0 -tCK=1250 -tCL=13750 -tCS=2500 -tRAS=35000 -tRCD=13750 -tREFI=7800000 -tRFC=260000 -tRP=13750 -tRRD=6000 -tRRD_L=0 -tRTP=7500 -tRTW=2500 -tWR=15000 -tWTR=7500 -tXAW=30000 -tXP=6000 -tXPDLL=0 -tXS=270000 -tXSDLL=0 -write_buffer_size=64 -write_high_thresh_perc=85 -write_low_thresh_perc=50 -port=system.membus.master[0] - -[system.voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=1.000000 - diff --git a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/simerr b/tests/quick/se/00.hello/ref/arm/linux/minor-timing/simerr deleted file mode 100755 index 707fed98b..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/simerr +++ /dev/null @@ -1,4 +0,0 @@ -warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes) -warn: Sockets disabled, not accepting gdb connections -warn: ClockedObject: More than one power state change request encountered within the same simulation tick -info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/simout b/tests/quick/se/00.hello/ref/arm/linux/minor-timing/simout deleted file mode 100755 index 0722728b6..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/simout +++ /dev/null @@ -1,13 +0,0 @@ -Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/minor-timing/simout -Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/minor-timing/simerr -gem5 Simulator System. http://gem5.org -gem5 is copyrighted software; use the --copyright option for details. - -gem5 compiled Apr 3 2017 17:55:48 -gem5 started Apr 3 2017 17:56:13 -gem5 executing on gabeblack-desktop.mtv.corp.google.com, pid 54225 -command line: /usr/local/google/home/gabeblack/gem5/gem5-public/build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/minor-timing --stats-file 'text://stats.txt?desc=False' -re /usr/local/google/home/gabeblack/gem5/gem5-public/tests/testing/../run.py quick/se/00.hello/arm/linux/minor-timing - -Global frequency set at 1000000000000 ticks per second -Hello world! -Exiting @ tick 32617500 because exiting with last active thread context diff --git a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt deleted file mode 100644 index 4b0e86c1b..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/minor-timing/stats.txt +++ /dev/null @@ -1,878 +0,0 @@ - ----------- Begin Simulation Statistics ---------- -sim_seconds 0.000033 -sim_ticks 32617500 -final_tick 32617500 -sim_freq 1000000000000 -host_inst_rate 73373 -host_op_rate 85866 -host_tick_rate 519360115 -host_mem_usage 279788 -host_seconds 0.06 -sim_insts 4605 -sim_ops 5391 -system.voltage_domain.voltage 1 -system.clk_domain.clock 1000 -system.physmem.pwrStateResidencyTicks::UNDEFINED 32617500 -system.physmem.bytes_read::cpu.inst 19456 -system.physmem.bytes_read::cpu.data 7424 -system.physmem.bytes_read::total 26880 -system.physmem.bytes_inst_read::cpu.inst 19456 -system.physmem.bytes_inst_read::total 19456 -system.physmem.num_reads::cpu.inst 304 -system.physmem.num_reads::cpu.data 116 -system.physmem.num_reads::total 420 -system.physmem.bw_read::cpu.inst 596489614 -system.physmem.bw_read::cpu.data 227607879 -system.physmem.bw_read::total 824097494 -system.physmem.bw_inst_read::cpu.inst 596489614 -system.physmem.bw_inst_read::total 596489614 -system.physmem.bw_total::cpu.inst 596489614 -system.physmem.bw_total::cpu.data 227607879 -system.physmem.bw_total::total 824097494 -system.physmem.readReqs 420 -system.physmem.writeReqs 0 -system.physmem.readBursts 420 -system.physmem.writeBursts 0 -system.physmem.bytesReadDRAM 26880 -system.physmem.bytesReadWrQ 0 -system.physmem.bytesWritten 0 -system.physmem.bytesReadSys 26880 -system.physmem.bytesWrittenSys 0 -system.physmem.servicedByWrQ 0 -system.physmem.mergedWrBursts 0 -system.physmem.neitherReadNorWriteReqs 0 -system.physmem.perBankRdBursts::0 91 -system.physmem.perBankRdBursts::1 52 -system.physmem.perBankRdBursts::2 20 -system.physmem.perBankRdBursts::3 43 -system.physmem.perBankRdBursts::4 21 -system.physmem.perBankRdBursts::5 41 -system.physmem.perBankRdBursts::6 36 -system.physmem.perBankRdBursts::7 12 -system.physmem.perBankRdBursts::8 5 -system.physmem.perBankRdBursts::9 6 -system.physmem.perBankRdBursts::10 27 -system.physmem.perBankRdBursts::11 42 -system.physmem.perBankRdBursts::12 9 -system.physmem.perBankRdBursts::13 8 -system.physmem.perBankRdBursts::14 0 -system.physmem.perBankRdBursts::15 7 -system.physmem.perBankWrBursts::0 0 -system.physmem.perBankWrBursts::1 0 -system.physmem.perBankWrBursts::2 0 -system.physmem.perBankWrBursts::3 0 -system.physmem.perBankWrBursts::4 0 -system.physmem.perBankWrBursts::5 0 -system.physmem.perBankWrBursts::6 0 -system.physmem.perBankWrBursts::7 0 -system.physmem.perBankWrBursts::8 0 -system.physmem.perBankWrBursts::9 0 -system.physmem.perBankWrBursts::10 0 -system.physmem.perBankWrBursts::11 0 -system.physmem.perBankWrBursts::12 0 -system.physmem.perBankWrBursts::13 0 -system.physmem.perBankWrBursts::14 0 -system.physmem.perBankWrBursts::15 0 -system.physmem.numRdRetry 0 -system.physmem.numWrRetry 0 -system.physmem.totGap 32519500 -system.physmem.readPktSize::0 0 -system.physmem.readPktSize::1 0 -system.physmem.readPktSize::2 0 -system.physmem.readPktSize::3 0 -system.physmem.readPktSize::4 0 -system.physmem.readPktSize::5 0 -system.physmem.readPktSize::6 420 -system.physmem.writePktSize::0 0 -system.physmem.writePktSize::1 0 -system.physmem.writePktSize::2 0 -system.physmem.writePktSize::3 0 -system.physmem.writePktSize::4 0 -system.physmem.writePktSize::5 0 -system.physmem.writePktSize::6 0 -system.physmem.rdQLenPdf::0 342 -system.physmem.rdQLenPdf::1 70 -system.physmem.rdQLenPdf::2 8 -system.physmem.rdQLenPdf::3 0 -system.physmem.rdQLenPdf::4 0 -system.physmem.rdQLenPdf::5 0 -system.physmem.rdQLenPdf::6 0 -system.physmem.rdQLenPdf::7 0 -system.physmem.rdQLenPdf::8 0 -system.physmem.rdQLenPdf::9 0 -system.physmem.rdQLenPdf::10 0 -system.physmem.rdQLenPdf::11 0 -system.physmem.rdQLenPdf::12 0 -system.physmem.rdQLenPdf::13 0 -system.physmem.rdQLenPdf::14 0 -system.physmem.rdQLenPdf::15 0 -system.physmem.rdQLenPdf::16 0 -system.physmem.rdQLenPdf::17 0 -system.physmem.rdQLenPdf::18 0 -system.physmem.rdQLenPdf::19 0 -system.physmem.rdQLenPdf::20 0 -system.physmem.rdQLenPdf::21 0 -system.physmem.rdQLenPdf::22 0 -system.physmem.rdQLenPdf::23 0 -system.physmem.rdQLenPdf::24 0 -system.physmem.rdQLenPdf::25 0 -system.physmem.rdQLenPdf::26 0 -system.physmem.rdQLenPdf::27 0 -system.physmem.rdQLenPdf::28 0 -system.physmem.rdQLenPdf::29 0 -system.physmem.rdQLenPdf::30 0 -system.physmem.rdQLenPdf::31 0 -system.physmem.wrQLenPdf::0 0 -system.physmem.wrQLenPdf::1 0 -system.physmem.wrQLenPdf::2 0 -system.physmem.wrQLenPdf::3 0 -system.physmem.wrQLenPdf::4 0 -system.physmem.wrQLenPdf::5 0 -system.physmem.wrQLenPdf::6 0 -system.physmem.wrQLenPdf::7 0 -system.physmem.wrQLenPdf::8 0 -system.physmem.wrQLenPdf::9 0 -system.physmem.wrQLenPdf::10 0 -system.physmem.wrQLenPdf::11 0 -system.physmem.wrQLenPdf::12 0 -system.physmem.wrQLenPdf::13 0 -system.physmem.wrQLenPdf::14 0 -system.physmem.wrQLenPdf::15 0 -system.physmem.wrQLenPdf::16 0 -system.physmem.wrQLenPdf::17 0 -system.physmem.wrQLenPdf::18 0 -system.physmem.wrQLenPdf::19 0 -system.physmem.wrQLenPdf::20 0 -system.physmem.wrQLenPdf::21 0 -system.physmem.wrQLenPdf::22 0 -system.physmem.wrQLenPdf::23 0 -system.physmem.wrQLenPdf::24 0 -system.physmem.wrQLenPdf::25 0 -system.physmem.wrQLenPdf::26 0 -system.physmem.wrQLenPdf::27 0 -system.physmem.wrQLenPdf::28 0 -system.physmem.wrQLenPdf::29 0 -system.physmem.wrQLenPdf::30 0 -system.physmem.wrQLenPdf::31 0 -system.physmem.wrQLenPdf::32 0 -system.physmem.wrQLenPdf::33 0 -system.physmem.wrQLenPdf::34 0 -system.physmem.wrQLenPdf::35 0 -system.physmem.wrQLenPdf::36 0 -system.physmem.wrQLenPdf::37 0 -system.physmem.wrQLenPdf::38 0 -system.physmem.wrQLenPdf::39 0 -system.physmem.wrQLenPdf::40 0 -system.physmem.wrQLenPdf::41 0 -system.physmem.wrQLenPdf::42 0 -system.physmem.wrQLenPdf::43 0 -system.physmem.wrQLenPdf::44 0 -system.physmem.wrQLenPdf::45 0 -system.physmem.wrQLenPdf::46 0 -system.physmem.wrQLenPdf::47 0 -system.physmem.wrQLenPdf::48 0 -system.physmem.wrQLenPdf::49 0 -system.physmem.wrQLenPdf::50 0 -system.physmem.wrQLenPdf::51 0 -system.physmem.wrQLenPdf::52 0 -system.physmem.wrQLenPdf::53 0 -system.physmem.wrQLenPdf::54 0 -system.physmem.wrQLenPdf::55 0 -system.physmem.wrQLenPdf::56 0 -system.physmem.wrQLenPdf::57 0 -system.physmem.wrQLenPdf::58 0 -system.physmem.wrQLenPdf::59 0 -system.physmem.wrQLenPdf::60 0 -system.physmem.wrQLenPdf::61 0 -system.physmem.wrQLenPdf::62 0 -system.physmem.wrQLenPdf::63 0 -system.physmem.bytesPerActivate::samples 70 -system.physmem.bytesPerActivate::mean 373.942857 -system.physmem.bytesPerActivate::gmean 254.068407 -system.physmem.bytesPerActivate::stdev 318.910277 -system.physmem.bytesPerActivate::0-127 13 18.57% 18.57% -system.physmem.bytesPerActivate::128-255 19 27.14% 45.71% -system.physmem.bytesPerActivate::256-383 11 15.71% 61.43% -system.physmem.bytesPerActivate::384-511 8 11.43% 72.86% -system.physmem.bytesPerActivate::512-639 3 4.29% 77.14% -system.physmem.bytesPerActivate::640-767 2 2.86% 80.00% -system.physmem.bytesPerActivate::768-895 5 7.14% 87.14% -system.physmem.bytesPerActivate::896-1023 2 2.86% 90.00% -system.physmem.bytesPerActivate::1024-1151 7 10.00% 100.00% -system.physmem.bytesPerActivate::total 70 -system.physmem.totQLat 5148000 -system.physmem.totMemAccLat 13023000 -system.physmem.totBusLat 2100000 -system.physmem.avgQLat 12257.14 -system.physmem.avgBusLat 5000.00 -system.physmem.avgMemAccLat 31007.14 -system.physmem.avgRdBW 824.10 -system.physmem.avgWrBW 0.00 -system.physmem.avgRdBWSys 824.10 -system.physmem.avgWrBWSys 0.00 -system.physmem.peakBW 12800.00 -system.physmem.busUtil 6.44 -system.physmem.busUtilRead 6.44 -system.physmem.busUtilWrite 0.00 -system.physmem.avgRdQLen 1.23 -system.physmem.avgWrQLen 0.00 -system.physmem.readRowHits 346 -system.physmem.writeRowHits 0 -system.physmem.readRowHitRate 82.38 -system.physmem.writeRowHitRate nan -system.physmem.avgGap 77427.38 -system.physmem.pageHitRate 82.38 -system.physmem_0.actEnergy 349860 -system.physmem_0.preEnergy 174570 -system.physmem_0.readEnergy 2256240 -system.physmem_0.writeEnergy 0 -system.physmem_0.refreshEnergy 2458560.000000 -system.physmem_0.actBackEnergy 4399260 -system.physmem_0.preBackEnergy 59520 -system.physmem_0.actPowerDownEnergy 10401930 -system.physmem_0.prePowerDownEnergy 1440 -system.physmem_0.selfRefreshEnergy 0 -system.physmem_0.totalEnergy 20101380 -system.physmem_0.averagePower 616.275926 -system.physmem_0.totalIdleTime 22764750 -system.physmem_0.memoryStateTime::IDLE 30000 -system.physmem_0.memoryStateTime::REF 1040000 -system.physmem_0.memoryStateTime::SREF 0 -system.physmem_0.memoryStateTime::PRE_PDN 3750 -system.physmem_0.memoryStateTime::ACT 8725000 -system.physmem_0.memoryStateTime::ACT_PDN 22818750 -system.physmem_1.actEnergy 178500 -system.physmem_1.preEnergy 91080 -system.physmem_1.readEnergy 742560 -system.physmem_1.writeEnergy 0 -system.physmem_1.refreshEnergy 2458560.000000 -system.physmem_1.actBackEnergy 1740780 -system.physmem_1.preBackEnergy 96960 -system.physmem_1.actPowerDownEnergy 12060060 -system.physmem_1.prePowerDownEnergy 806400 -system.physmem_1.selfRefreshEnergy 0 -system.physmem_1.totalEnergy 18174900 -system.physmem_1.averagePower 557.213152 -system.physmem_1.totalIdleTime 28278000 -system.physmem_1.memoryStateTime::IDLE 141000 -system.physmem_1.memoryStateTime::REF 1040000 -system.physmem_1.memoryStateTime::SREF 0 -system.physmem_1.memoryStateTime::PRE_PDN 2099750 -system.physmem_1.memoryStateTime::ACT 2887500 -system.physmem_1.memoryStateTime::ACT_PDN 26449250 -system.pwrStateResidencyTicks::UNDEFINED 32617500 -system.cpu.branchPred.lookups 1965 -system.cpu.branchPred.condPredicted 1175 -system.cpu.branchPred.condIncorrect 349 -system.cpu.branchPred.BTBLookups 1668 -system.cpu.branchPred.BTBHits 324 -system.cpu.branchPred.BTBCorrect 0 -system.cpu.branchPred.BTBHitPct 19.424460 -system.cpu.branchPred.usedRAS 220 -system.cpu.branchPred.RASInCorrect 16 -system.cpu.branchPred.indirectLookups 137 -system.cpu.branchPred.indirectHits 8 -system.cpu.branchPred.indirectMisses 129 -system.cpu.branchPredindirectMispredicted 63 -system.cpu_clk_domain.clock 500 -system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 32617500 -system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.hits 0 -system.cpu.dstage2_mmu.stage2_tlb.misses 0 -system.cpu.dstage2_mmu.stage2_tlb.accesses 0 -system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 32617500 -system.cpu.dtb.walker.walks 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dtb.walker.walkRequestOrigin::total 0 -system.cpu.dtb.inst_hits 0 -system.cpu.dtb.inst_misses 0 -system.cpu.dtb.read_hits 0 -system.cpu.dtb.read_misses 0 -system.cpu.dtb.write_hits 0 -system.cpu.dtb.write_misses 0 -system.cpu.dtb.flush_tlb 0 -system.cpu.dtb.flush_tlb_mva 0 -system.cpu.dtb.flush_tlb_mva_asid 0 -system.cpu.dtb.flush_tlb_asid 0 -system.cpu.dtb.flush_entries 0 -system.cpu.dtb.align_faults 0 -system.cpu.dtb.prefetch_faults 0 -system.cpu.dtb.domain_faults 0 -system.cpu.dtb.perms_faults 0 -system.cpu.dtb.read_accesses 0 -system.cpu.dtb.write_accesses 0 -system.cpu.dtb.inst_accesses 0 -system.cpu.dtb.hits 0 -system.cpu.dtb.misses 0 -system.cpu.dtb.accesses 0 -system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 32617500 -system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.istage2_mmu.stage2_tlb.read_hits 0 -system.cpu.istage2_mmu.stage2_tlb.read_misses 0 -system.cpu.istage2_mmu.stage2_tlb.write_hits 0 -system.cpu.istage2_mmu.stage2_tlb.write_misses 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.istage2_mmu.stage2_tlb.align_faults 0 -system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.hits 0 -system.cpu.istage2_mmu.stage2_tlb.misses 0 -system.cpu.istage2_mmu.stage2_tlb.accesses 0 -system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 32617500 -system.cpu.itb.walker.walks 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.itb.walker.walkRequestOrigin::total 0 -system.cpu.itb.inst_hits 0 -system.cpu.itb.inst_misses 0 -system.cpu.itb.read_hits 0 -system.cpu.itb.read_misses 0 -system.cpu.itb.write_hits 0 -system.cpu.itb.write_misses 0 -system.cpu.itb.flush_tlb 0 -system.cpu.itb.flush_tlb_mva 0 -system.cpu.itb.flush_tlb_mva_asid 0 -system.cpu.itb.flush_tlb_asid 0 -system.cpu.itb.flush_entries 0 -system.cpu.itb.align_faults 0 -system.cpu.itb.prefetch_faults 0 -system.cpu.itb.domain_faults 0 -system.cpu.itb.perms_faults 0 -system.cpu.itb.read_accesses 0 -system.cpu.itb.write_accesses 0 -system.cpu.itb.inst_accesses 0 -system.cpu.itb.hits 0 -system.cpu.itb.misses 0 -system.cpu.itb.accesses 0 -system.cpu.workload.numSyscalls 13 -system.cpu.pwrStateResidencyTicks::ON 32617500 -system.cpu.numCycles 65235 -system.cpu.numWorkItemsStarted 0 -system.cpu.numWorkItemsCompleted 0 -system.cpu.committedInsts 4605 -system.cpu.committedOps 5391 -system.cpu.discardedOps 1187 -system.cpu.numFetchSuspends 0 -system.cpu.cpi 14.166124 -system.cpu.ipc 0.070591 -system.cpu.op_class_0::No_OpClass 0 0.00% 0.00% -system.cpu.op_class_0::IntAlu 3419 63.42% 63.42% -system.cpu.op_class_0::IntMult 4 0.07% 63.49% -system.cpu.op_class_0::IntDiv 0 0.00% 63.49% -system.cpu.op_class_0::FloatAdd 0 0.00% 63.49% -system.cpu.op_class_0::FloatCmp 0 0.00% 63.49% -system.cpu.op_class_0::FloatCvt 0 0.00% 63.49% -system.cpu.op_class_0::FloatMult 0 0.00% 63.49% -system.cpu.op_class_0::FloatMultAcc 0 0.00% 63.49% -system.cpu.op_class_0::FloatDiv 0 0.00% 63.49% -system.cpu.op_class_0::FloatMisc 0 0.00% 63.49% -system.cpu.op_class_0::FloatSqrt 0 0.00% 63.49% -system.cpu.op_class_0::SimdAdd 0 0.00% 63.49% -system.cpu.op_class_0::SimdAddAcc 0 0.00% 63.49% -system.cpu.op_class_0::SimdAlu 0 0.00% 63.49% -system.cpu.op_class_0::SimdCmp 0 0.00% 63.49% -system.cpu.op_class_0::SimdCvt 0 0.00% 63.49% -system.cpu.op_class_0::SimdMisc 0 0.00% 63.49% -system.cpu.op_class_0::SimdMult 0 0.00% 63.49% -system.cpu.op_class_0::SimdMultAcc 0 0.00% 63.49% -system.cpu.op_class_0::SimdShift 0 0.00% 63.49% -system.cpu.op_class_0::SimdShiftAcc 0 0.00% 63.49% -system.cpu.op_class_0::SimdSqrt 0 0.00% 63.49% -system.cpu.op_class_0::SimdFloatAdd 0 0.00% 63.49% -system.cpu.op_class_0::SimdFloatAlu 0 0.00% 63.49% -system.cpu.op_class_0::SimdFloatCmp 0 0.00% 63.49% -system.cpu.op_class_0::SimdFloatCvt 0 0.00% 63.49% -system.cpu.op_class_0::SimdFloatDiv 0 0.00% 63.49% -system.cpu.op_class_0::SimdFloatMisc 3 0.06% 63.55% -system.cpu.op_class_0::SimdFloatMult 0 0.00% 63.55% -system.cpu.op_class_0::SimdFloatMultAcc 0 0.00% 63.55% -system.cpu.op_class_0::SimdFloatSqrt 0 0.00% 63.55% -system.cpu.op_class_0::MemRead 1027 19.05% 82.60% -system.cpu.op_class_0::MemWrite 922 17.10% 99.70% -system.cpu.op_class_0::FloatMemRead 0 0.00% 99.70% -system.cpu.op_class_0::FloatMemWrite 16 0.30% 100.00% -system.cpu.op_class_0::IprAccess 0 0.00% 100.00% -system.cpu.op_class_0::InstPrefetch 0 0.00% 100.00% -system.cpu.op_class_0::total 5391 -system.cpu.tickCycles 10712 -system.cpu.idleCycles 54523 -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 32617500 -system.cpu.dcache.tags.replacements 0 -system.cpu.dcache.tags.tagsinuse 86.828759 -system.cpu.dcache.tags.total_refs 1918 -system.cpu.dcache.tags.sampled_refs 146 -system.cpu.dcache.tags.avg_refs 13.136986 -system.cpu.dcache.tags.warmup_cycle 0 -system.cpu.dcache.tags.occ_blocks::cpu.data 86.828759 -system.cpu.dcache.tags.occ_percent::cpu.data 0.021198 -system.cpu.dcache.tags.occ_percent::total 0.021198 -system.cpu.dcache.tags.occ_task_id_blocks::1024 146 -system.cpu.dcache.tags.age_task_id_blocks_1024::0 26 -system.cpu.dcache.tags.age_task_id_blocks_1024::1 120 -system.cpu.dcache.tags.occ_task_id_percent::1024 0.035645 -system.cpu.dcache.tags.tag_accesses 4334 -system.cpu.dcache.tags.data_accesses 4334 -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 32617500 -system.cpu.dcache.ReadReq_hits::cpu.data 1050 -system.cpu.dcache.ReadReq_hits::total 1050 -system.cpu.dcache.WriteReq_hits::cpu.data 846 -system.cpu.dcache.WriteReq_hits::total 846 -system.cpu.dcache.LoadLockedReq_hits::cpu.data 11 -system.cpu.dcache.LoadLockedReq_hits::total 11 -system.cpu.dcache.StoreCondReq_hits::cpu.data 11 -system.cpu.dcache.StoreCondReq_hits::total 11 -system.cpu.dcache.demand_hits::cpu.data 1896 -system.cpu.dcache.demand_hits::total 1896 -system.cpu.dcache.overall_hits::cpu.data 1896 -system.cpu.dcache.overall_hits::total 1896 -system.cpu.dcache.ReadReq_misses::cpu.data 109 -system.cpu.dcache.ReadReq_misses::total 109 -system.cpu.dcache.WriteReq_misses::cpu.data 67 -system.cpu.dcache.WriteReq_misses::total 67 -system.cpu.dcache.demand_misses::cpu.data 176 -system.cpu.dcache.demand_misses::total 176 -system.cpu.dcache.overall_misses::cpu.data 176 -system.cpu.dcache.overall_misses::total 176 -system.cpu.dcache.ReadReq_miss_latency::cpu.data 7434500 -system.cpu.dcache.ReadReq_miss_latency::total 7434500 -system.cpu.dcache.WriteReq_miss_latency::cpu.data 5464500 -system.cpu.dcache.WriteReq_miss_latency::total 5464500 -system.cpu.dcache.demand_miss_latency::cpu.data 12899000 -system.cpu.dcache.demand_miss_latency::total 12899000 -system.cpu.dcache.overall_miss_latency::cpu.data 12899000 -system.cpu.dcache.overall_miss_latency::total 12899000 -system.cpu.dcache.ReadReq_accesses::cpu.data 1159 -system.cpu.dcache.ReadReq_accesses::total 1159 -system.cpu.dcache.WriteReq_accesses::cpu.data 913 -system.cpu.dcache.WriteReq_accesses::total 913 -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 11 -system.cpu.dcache.LoadLockedReq_accesses::total 11 -system.cpu.dcache.StoreCondReq_accesses::cpu.data 11 -system.cpu.dcache.StoreCondReq_accesses::total 11 -system.cpu.dcache.demand_accesses::cpu.data 2072 -system.cpu.dcache.demand_accesses::total 2072 -system.cpu.dcache.overall_accesses::cpu.data 2072 -system.cpu.dcache.overall_accesses::total 2072 -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.094047 -system.cpu.dcache.ReadReq_miss_rate::total 0.094047 -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.073384 -system.cpu.dcache.WriteReq_miss_rate::total 0.073384 -system.cpu.dcache.demand_miss_rate::cpu.data 0.084942 -system.cpu.dcache.demand_miss_rate::total 0.084942 -system.cpu.dcache.overall_miss_rate::cpu.data 0.084942 -system.cpu.dcache.overall_miss_rate::total 0.084942 -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68206.422018 -system.cpu.dcache.ReadReq_avg_miss_latency::total 68206.422018 -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81559.701493 -system.cpu.dcache.WriteReq_avg_miss_latency::total 81559.701493 -system.cpu.dcache.demand_avg_miss_latency::cpu.data 73289.772727 -system.cpu.dcache.demand_avg_miss_latency::total 73289.772727 -system.cpu.dcache.overall_avg_miss_latency::cpu.data 73289.772727 -system.cpu.dcache.overall_avg_miss_latency::total 73289.772727 -system.cpu.dcache.blocked_cycles::no_mshrs 0 -system.cpu.dcache.blocked_cycles::no_targets 0 -system.cpu.dcache.blocked::no_mshrs 0 -system.cpu.dcache.blocked::no_targets 0 -system.cpu.dcache.avg_blocked_cycles::no_mshrs nan -system.cpu.dcache.avg_blocked_cycles::no_targets nan -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 6 -system.cpu.dcache.ReadReq_mshr_hits::total 6 -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 24 -system.cpu.dcache.WriteReq_mshr_hits::total 24 -system.cpu.dcache.demand_mshr_hits::cpu.data 30 -system.cpu.dcache.demand_mshr_hits::total 30 -system.cpu.dcache.overall_mshr_hits::cpu.data 30 -system.cpu.dcache.overall_mshr_hits::total 30 -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 103 -system.cpu.dcache.ReadReq_mshr_misses::total 103 -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 43 -system.cpu.dcache.WriteReq_mshr_misses::total 43 -system.cpu.dcache.demand_mshr_misses::cpu.data 146 -system.cpu.dcache.demand_mshr_misses::total 146 -system.cpu.dcache.overall_mshr_misses::cpu.data 146 -system.cpu.dcache.overall_mshr_misses::total 146 -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7061000 -system.cpu.dcache.ReadReq_mshr_miss_latency::total 7061000 -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3488000 -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3488000 -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10549000 -system.cpu.dcache.demand_mshr_miss_latency::total 10549000 -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10549000 -system.cpu.dcache.overall_mshr_miss_latency::total 10549000 -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.088870 -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.088870 -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.047097 -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.047097 -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.070463 -system.cpu.dcache.demand_mshr_miss_rate::total 0.070463 -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.070463 -system.cpu.dcache.overall_mshr_miss_rate::total 0.070463 -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 68553.398058 -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 68553.398058 -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81116.279070 -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81116.279070 -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 72253.424658 -system.cpu.dcache.demand_avg_mshr_miss_latency::total 72253.424658 -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 72253.424658 -system.cpu.dcache.overall_avg_mshr_miss_latency::total 72253.424658 -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 32617500 -system.cpu.icache.tags.replacements 4 -system.cpu.icache.tags.tagsinuse 162.068358 -system.cpu.icache.tags.total_refs 1967 -system.cpu.icache.tags.sampled_refs 321 -system.cpu.icache.tags.avg_refs 6.127726 -system.cpu.icache.tags.warmup_cycle 0 -system.cpu.icache.tags.occ_blocks::cpu.inst 162.068358 -system.cpu.icache.tags.occ_percent::cpu.inst 0.079135 -system.cpu.icache.tags.occ_percent::total 0.079135 -system.cpu.icache.tags.occ_task_id_blocks::1024 317 -system.cpu.icache.tags.age_task_id_blocks_1024::0 98 -system.cpu.icache.tags.age_task_id_blocks_1024::1 219 -system.cpu.icache.tags.occ_task_id_percent::1024 0.154785 -system.cpu.icache.tags.tag_accesses 4897 -system.cpu.icache.tags.data_accesses 4897 -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 32617500 -system.cpu.icache.ReadReq_hits::cpu.inst 1967 -system.cpu.icache.ReadReq_hits::total 1967 -system.cpu.icache.demand_hits::cpu.inst 1967 -system.cpu.icache.demand_hits::total 1967 -system.cpu.icache.overall_hits::cpu.inst 1967 -system.cpu.icache.overall_hits::total 1967 -system.cpu.icache.ReadReq_misses::cpu.inst 321 -system.cpu.icache.ReadReq_misses::total 321 -system.cpu.icache.demand_misses::cpu.inst 321 -system.cpu.icache.demand_misses::total 321 -system.cpu.icache.overall_misses::cpu.inst 321 -system.cpu.icache.overall_misses::total 321 -system.cpu.icache.ReadReq_miss_latency::cpu.inst 25981000 -system.cpu.icache.ReadReq_miss_latency::total 25981000 -system.cpu.icache.demand_miss_latency::cpu.inst 25981000 -system.cpu.icache.demand_miss_latency::total 25981000 -system.cpu.icache.overall_miss_latency::cpu.inst 25981000 -system.cpu.icache.overall_miss_latency::total 25981000 -system.cpu.icache.ReadReq_accesses::cpu.inst 2288 -system.cpu.icache.ReadReq_accesses::total 2288 -system.cpu.icache.demand_accesses::cpu.inst 2288 -system.cpu.icache.demand_accesses::total 2288 -system.cpu.icache.overall_accesses::cpu.inst 2288 -system.cpu.icache.overall_accesses::total 2288 -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.140297 -system.cpu.icache.ReadReq_miss_rate::total 0.140297 -system.cpu.icache.demand_miss_rate::cpu.inst 0.140297 -system.cpu.icache.demand_miss_rate::total 0.140297 -system.cpu.icache.overall_miss_rate::cpu.inst 0.140297 -system.cpu.icache.overall_miss_rate::total 0.140297 -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80937.694704 -system.cpu.icache.ReadReq_avg_miss_latency::total 80937.694704 -system.cpu.icache.demand_avg_miss_latency::cpu.inst 80937.694704 -system.cpu.icache.demand_avg_miss_latency::total 80937.694704 -system.cpu.icache.overall_avg_miss_latency::cpu.inst 80937.694704 -system.cpu.icache.overall_avg_miss_latency::total 80937.694704 -system.cpu.icache.blocked_cycles::no_mshrs 0 -system.cpu.icache.blocked_cycles::no_targets 0 -system.cpu.icache.blocked::no_mshrs 0 -system.cpu.icache.blocked::no_targets 0 -system.cpu.icache.avg_blocked_cycles::no_mshrs nan -system.cpu.icache.avg_blocked_cycles::no_targets nan -system.cpu.icache.writebacks::writebacks 4 -system.cpu.icache.writebacks::total 4 -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 321 -system.cpu.icache.ReadReq_mshr_misses::total 321 -system.cpu.icache.demand_mshr_misses::cpu.inst 321 -system.cpu.icache.demand_mshr_misses::total 321 -system.cpu.icache.overall_mshr_misses::cpu.inst 321 -system.cpu.icache.overall_mshr_misses::total 321 -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 25660000 -system.cpu.icache.ReadReq_mshr_miss_latency::total 25660000 -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 25660000 -system.cpu.icache.demand_mshr_miss_latency::total 25660000 -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 25660000 -system.cpu.icache.overall_mshr_miss_latency::total 25660000 -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.140297 -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.140297 -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.140297 -system.cpu.icache.demand_mshr_miss_rate::total 0.140297 -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.140297 -system.cpu.icache.overall_mshr_miss_rate::total 0.140297 -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79937.694704 -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79937.694704 -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79937.694704 -system.cpu.icache.demand_avg_mshr_miss_latency::total 79937.694704 -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79937.694704 -system.cpu.icache.overall_avg_mshr_miss_latency::total 79937.694704 -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 32617500 -system.cpu.l2cache.tags.replacements 0 -system.cpu.l2cache.tags.tagsinuse 223.784324 -system.cpu.l2cache.tags.total_refs 42 -system.cpu.l2cache.tags.sampled_refs 420 -system.cpu.l2cache.tags.avg_refs 0.100000 -system.cpu.l2cache.tags.warmup_cycle 0 -system.cpu.l2cache.tags.occ_blocks::cpu.inst 154.947993 -system.cpu.l2cache.tags.occ_blocks::cpu.data 68.836332 -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004729 -system.cpu.l2cache.tags.occ_percent::cpu.data 0.002101 -system.cpu.l2cache.tags.occ_percent::total 0.006829 -system.cpu.l2cache.tags.occ_task_id_blocks::1024 420 -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 113 -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 307 -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012817 -system.cpu.l2cache.tags.tag_accesses 4180 -system.cpu.l2cache.tags.data_accesses 4180 -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 32617500 -system.cpu.l2cache.WritebackClean_hits::writebacks 3 -system.cpu.l2cache.WritebackClean_hits::total 3 -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 17 -system.cpu.l2cache.ReadCleanReq_hits::total 17 -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 22 -system.cpu.l2cache.ReadSharedReq_hits::total 22 -system.cpu.l2cache.demand_hits::cpu.inst 17 -system.cpu.l2cache.demand_hits::cpu.data 22 -system.cpu.l2cache.demand_hits::total 39 -system.cpu.l2cache.overall_hits::cpu.inst 17 -system.cpu.l2cache.overall_hits::cpu.data 22 -system.cpu.l2cache.overall_hits::total 39 -system.cpu.l2cache.ReadExReq_misses::cpu.data 43 -system.cpu.l2cache.ReadExReq_misses::total 43 -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 304 -system.cpu.l2cache.ReadCleanReq_misses::total 304 -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 81 -system.cpu.l2cache.ReadSharedReq_misses::total 81 -system.cpu.l2cache.demand_misses::cpu.inst 304 -system.cpu.l2cache.demand_misses::cpu.data 124 -system.cpu.l2cache.demand_misses::total 428 -system.cpu.l2cache.overall_misses::cpu.inst 304 -system.cpu.l2cache.overall_misses::cpu.data 124 -system.cpu.l2cache.overall_misses::total 428 -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3423500 -system.cpu.l2cache.ReadExReq_miss_latency::total 3423500 -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 24983000 -system.cpu.l2cache.ReadCleanReq_miss_latency::total 24983000 -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 6647000 -system.cpu.l2cache.ReadSharedReq_miss_latency::total 6647000 -system.cpu.l2cache.demand_miss_latency::cpu.inst 24983000 -system.cpu.l2cache.demand_miss_latency::cpu.data 10070500 -system.cpu.l2cache.demand_miss_latency::total 35053500 -system.cpu.l2cache.overall_miss_latency::cpu.inst 24983000 -system.cpu.l2cache.overall_miss_latency::cpu.data 10070500 -system.cpu.l2cache.overall_miss_latency::total 35053500 -system.cpu.l2cache.WritebackClean_accesses::writebacks 3 -system.cpu.l2cache.WritebackClean_accesses::total 3 -system.cpu.l2cache.ReadExReq_accesses::cpu.data 43 -system.cpu.l2cache.ReadExReq_accesses::total 43 -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 321 -system.cpu.l2cache.ReadCleanReq_accesses::total 321 -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 103 -system.cpu.l2cache.ReadSharedReq_accesses::total 103 -system.cpu.l2cache.demand_accesses::cpu.inst 321 -system.cpu.l2cache.demand_accesses::cpu.data 146 -system.cpu.l2cache.demand_accesses::total 467 -system.cpu.l2cache.overall_accesses::cpu.inst 321 -system.cpu.l2cache.overall_accesses::cpu.data 146 -system.cpu.l2cache.overall_accesses::total 467 -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 -system.cpu.l2cache.ReadExReq_miss_rate::total 1 -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.947040 -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.947040 -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.786408 -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.786408 -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.947040 -system.cpu.l2cache.demand_miss_rate::cpu.data 0.849315 -system.cpu.l2cache.demand_miss_rate::total 0.916488 -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.947040 -system.cpu.l2cache.overall_miss_rate::cpu.data 0.849315 -system.cpu.l2cache.overall_miss_rate::total 0.916488 -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 79616.279070 -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 79616.279070 -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 82180.921053 -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 82180.921053 -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 82061.728395 -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 82061.728395 -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 82180.921053 -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81213.709677 -system.cpu.l2cache.demand_avg_miss_latency::total 81900.700935 -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 82180.921053 -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81213.709677 -system.cpu.l2cache.overall_avg_miss_latency::total 81900.700935 -system.cpu.l2cache.blocked_cycles::no_mshrs 0 -system.cpu.l2cache.blocked_cycles::no_targets 0 -system.cpu.l2cache.blocked::no_mshrs 0 -system.cpu.l2cache.blocked::no_targets 0 -system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan -system.cpu.l2cache.avg_blocked_cycles::no_targets nan -system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 8 -system.cpu.l2cache.ReadSharedReq_mshr_hits::total 8 -system.cpu.l2cache.demand_mshr_hits::cpu.data 8 -system.cpu.l2cache.demand_mshr_hits::total 8 -system.cpu.l2cache.overall_mshr_hits::cpu.data 8 -system.cpu.l2cache.overall_mshr_hits::total 8 -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 43 -system.cpu.l2cache.ReadExReq_mshr_misses::total 43 -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 304 -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 304 -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 73 -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 73 -system.cpu.l2cache.demand_mshr_misses::cpu.inst 304 -system.cpu.l2cache.demand_mshr_misses::cpu.data 116 -system.cpu.l2cache.demand_mshr_misses::total 420 -system.cpu.l2cache.overall_mshr_misses::cpu.inst 304 -system.cpu.l2cache.overall_mshr_misses::cpu.data 116 -system.cpu.l2cache.overall_mshr_misses::total 420 -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2993500 -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2993500 -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 21943000 -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 21943000 -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 5321000 -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 5321000 -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 21943000 -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8314500 -system.cpu.l2cache.demand_mshr_miss_latency::total 30257500 -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 21943000 -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8314500 -system.cpu.l2cache.overall_mshr_miss_latency::total 30257500 -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.947040 -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.947040 -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.708738 -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.708738 -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.947040 -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.794521 -system.cpu.l2cache.demand_mshr_miss_rate::total 0.899358 -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.947040 -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.794521 -system.cpu.l2cache.overall_mshr_miss_rate::total 0.899358 -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 69616.279070 -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 69616.279070 -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72180.921053 -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 72180.921053 -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72890.410959 -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72890.410959 -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 72180.921053 -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71676.724138 -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 72041.666667 -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 72180.921053 -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71676.724138 -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 72041.666667 -system.cpu.toL2Bus.snoop_filter.tot_requests 471 -system.cpu.toL2Bus.snoop_filter.hit_single_requests 50 -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 1 -system.cpu.toL2Bus.snoop_filter.tot_snoops 0 -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 -system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 32617500 -system.cpu.toL2Bus.trans_dist::ReadResp 424 -system.cpu.toL2Bus.trans_dist::WritebackClean 4 -system.cpu.toL2Bus.trans_dist::ReadExReq 43 -system.cpu.toL2Bus.trans_dist::ReadExResp 43 -system.cpu.toL2Bus.trans_dist::ReadCleanReq 321 -system.cpu.toL2Bus.trans_dist::ReadSharedReq 103 -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 646 -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 292 -system.cpu.toL2Bus.pkt_count::total 938 -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 20800 -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9344 -system.cpu.toL2Bus.pkt_size::total 30144 -system.cpu.toL2Bus.snoops 0 -system.cpu.toL2Bus.snoopTraffic 0 -system.cpu.toL2Bus.snoop_fanout::samples 467 -system.cpu.toL2Bus.snoop_fanout::mean 0.100642 -system.cpu.toL2Bus.snoop_fanout::stdev 0.301177 -system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% -system.cpu.toL2Bus.snoop_fanout::0 420 89.94% 89.94% -system.cpu.toL2Bus.snoop_fanout::1 47 10.06% 100.00% -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% -system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% -system.cpu.toL2Bus.snoop_fanout::min_value 0 -system.cpu.toL2Bus.snoop_fanout::max_value 1 -system.cpu.toL2Bus.snoop_fanout::total 467 -system.cpu.toL2Bus.reqLayer0.occupancy 239500 -system.cpu.toL2Bus.reqLayer0.utilization 0.7 -system.cpu.toL2Bus.respLayer0.occupancy 481500 -system.cpu.toL2Bus.respLayer0.utilization 1.5 -system.cpu.toL2Bus.respLayer1.occupancy 222992 -system.cpu.toL2Bus.respLayer1.utilization 0.7 -system.membus.snoop_filter.tot_requests 420 -system.membus.snoop_filter.hit_single_requests 0 -system.membus.snoop_filter.hit_multi_requests 0 -system.membus.snoop_filter.tot_snoops 0 -system.membus.snoop_filter.hit_single_snoops 0 -system.membus.snoop_filter.hit_multi_snoops 0 -system.membus.pwrStateResidencyTicks::UNDEFINED 32617500 -system.membus.trans_dist::ReadResp 377 -system.membus.trans_dist::ReadExReq 43 -system.membus.trans_dist::ReadExResp 43 -system.membus.trans_dist::ReadSharedReq 377 -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 840 -system.membus.pkt_count::total 840 -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 26880 -system.membus.pkt_size::total 26880 -system.membus.snoops 0 -system.membus.snoopTraffic 0 -system.membus.snoop_fanout::samples 420 -system.membus.snoop_fanout::mean 0 -system.membus.snoop_fanout::stdev 0 -system.membus.snoop_fanout::underflows 0 0.00% 0.00% -system.membus.snoop_fanout::0 420 100.00% 100.00% -system.membus.snoop_fanout::1 0 0.00% 100.00% -system.membus.snoop_fanout::overflows 0 0.00% 100.00% -system.membus.snoop_fanout::min_value 0 -system.membus.snoop_fanout::max_value 0 -system.membus.snoop_fanout::total 420 -system.membus.reqLayer0.occupancy 489000 -system.membus.reqLayer0.utilization 1.5 -system.membus.respLayer1.occupancy 2233000 -system.membus.respLayer1.utilization 6.8 - ----------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini deleted file mode 100644 index 64046a027..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/config.ini +++ /dev/null @@ -1,1165 +0,0 @@ -[root] -type=Root -children=system -eventq_index=0 -full_system=false -sim_quantum=0 -time_sync_enable=false -time_sync_period=100000000000 -time_sync_spin_threshold=100000000 - -[system] -type=System -children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain -boot_osflags=a -cache_line_size=64 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -exit_on_work_items=false -init_param=0 -kernel= -kernel_addr_check=true -load_addr_mask=1099511627775 -load_offset=0 -mem_mode=timing -mem_ranges= -memories=system.physmem -mmap_using_noreserve=false -multi_thread=false -num_work_ids=16 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -readfile= -symbolfile= -thermal_components= -thermal_model=Null -work_begin_ckpt_count=0 -work_begin_cpu_id_exit=-1 -work_begin_exit_count=0 -work_cpus_ckpt_count=0 -work_end_ckpt_count=0 -work_end_exit_count=0 -work_item_id=-1 -system_port=system.membus.slave[0] - -[system.clk_domain] -type=SrcClockDomain -clock=1000 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.cpu] -type=DerivO3CPU -children=branchPred checker dcache dstage2_mmu dtb fuPool icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload -LFSTSize=1024 -LQEntries=32 -LSQCheckLoads=true -LSQDepCheckShift=4 -SQEntries=32 -SSITSize=1024 -activity=0 -backComSize=5 -branchPred=system.cpu.branchPred -cacheStorePorts=200 -checker=system.cpu.checker -clk_domain=system.cpu_clk_domain -commitToDecodeDelay=1 -commitToFetchDelay=1 -commitToIEWDelay=1 -commitToRenameDelay=1 -commitWidth=8 -cpu_id=0 -decodeToFetchDelay=1 -decodeToRenameDelay=1 -decodeWidth=8 -default_p_state=UNDEFINED -dispatchWidth=8 -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu.dstage2_mmu -dtb=system.cpu.dtb -eventq_index=0 -fetchBufferSize=64 -fetchQueueSize=32 -fetchToDecodeDelay=1 -fetchTrapLatency=1 -fetchWidth=8 -forwardComSize=5 -fuPool=system.cpu.fuPool -function_trace=false -function_trace_start=0 -iewToCommitDelay=1 -iewToDecodeDelay=1 -iewToFetchDelay=1 -iewToRenameDelay=1 -interrupts=system.cpu.interrupts -isa=system.cpu.isa -issueToExecuteDelay=1 -issueWidth=8 -istage2_mmu=system.cpu.istage2_mmu -itb=system.cpu.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -needsTSO=false -numIQEntries=64 -numPhysCCRegs=1280 -numPhysFloatRegs=256 -numPhysIntRegs=256 -numROBEntries=192 -numRobs=1 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -profile=0 -progress_interval=0 -renameToDecodeDelay=1 -renameToFetchDelay=1 -renameToIEWDelay=2 -renameToROBDelay=1 -renameWidth=8 -simpoint_start_insts= -smtCommitPolicy=RoundRobin -smtFetchPolicy=SingleThread -smtIQPolicy=Partitioned -smtIQThreshold=100 -smtLSQPolicy=Partitioned -smtLSQThreshold=100 -smtNumFetchingThreads=1 -smtROBPolicy=Partitioned -smtROBThreshold=100 -socket_id=0 -squashWidth=8 -store_set_clear_period=250000 -switched_out=false -syscallRetryLatency=10000 -system=system -tracer=system.cpu.tracer -trapLatency=13 -wbWidth=8 -workload=system.cpu.workload -dcache_port=system.cpu.dcache.cpu_side -icache_port=system.cpu.icache.cpu_side - -[system.cpu.branchPred] -type=TournamentBP -BTBEntries=4096 -BTBTagSize=16 -RASSize=16 -choiceCtrBits=2 -choicePredictorSize=8192 -eventq_index=0 -globalCtrBits=2 -globalPredictorSize=8192 -indirectHashGHR=true -indirectHashTargets=true -indirectPathLength=3 -indirectSets=256 -indirectTagSize=16 -indirectWays=2 -instShiftAmt=2 -localCtrBits=2 -localHistoryTableSize=2048 -localPredictorSize=2048 -numThreads=1 -useIndirect=true - -[system.cpu.checker] -type=O3Checker -children=dstage2_mmu dtb isa istage2_mmu itb tracer -checker=Null -clk_domain=system.cpu_clk_domain -cpu_id=0 -default_p_state=UNDEFINED -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu.checker.dstage2_mmu -dtb=system.cpu.checker.dtb -eventq_index=0 -exitOnError=false -function_trace=false -function_trace_start=0 -interrupts= -isa=system.cpu.checker.isa -istage2_mmu=system.cpu.checker.istage2_mmu -itb=system.cpu.checker.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -profile=0 -progress_interval=0 -simpoint_start_insts= -socket_id=0 -switched_out=false -syscallRetryLatency=10000 -system=system -tracer=system.cpu.checker.tracer -updateOnError=true -warnOnlyOnLoadError=true -workload=system.cpu.workload - -[system.cpu.checker.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.checker.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.checker.dtb - -[system.cpu.checker.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.checker.dstage2_mmu.stage2_tlb.walker - -[system.cpu.checker.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.checker.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.checker.dtb.walker - -[system.cpu.checker.dtb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[5] - -[system.cpu.checker.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -midr=1091551472 -pmu=Null -system=system - -[system.cpu.checker.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.checker.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.checker.itb - -[system.cpu.checker.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.checker.istage2_mmu.stage2_tlb.walker - -[system.cpu.checker.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.checker.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.checker.itb.walker - -[system.cpu.checker.itb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[4] - -[system.cpu.checker.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu.dcache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=262144 -system=system -tag_latency=2 -tags=system.cpu.dcache.tags -tgts_per_mshr=20 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu.dcache_port -mem_side=system.cpu.toL2Bus.slave[1] - -[system.cpu.dcache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=262144 -tag_latency=2 - -[system.cpu.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.dtb - -[system.cpu.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.dstage2_mmu.stage2_tlb.walker - -[system.cpu.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.dtb.walker - -[system.cpu.dtb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[3] - -[system.cpu.fuPool] -type=FUPool -children=FUList0 FUList1 FUList2 FUList3 FUList4 FUList5 FUList6 FUList7 FUList8 -FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 system.cpu.fuPool.FUList5 system.cpu.fuPool.FUList6 system.cpu.fuPool.FUList7 system.cpu.fuPool.FUList8 -eventq_index=0 - -[system.cpu.fuPool.FUList0] -type=FUDesc -children=opList -count=6 -eventq_index=0 -opList=system.cpu.fuPool.FUList0.opList - -[system.cpu.fuPool.FUList0.opList] -type=OpDesc -eventq_index=0 -opClass=IntAlu -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList1] -type=FUDesc -children=opList0 opList1 -count=2 -eventq_index=0 -opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 - -[system.cpu.fuPool.FUList1.opList0] -type=OpDesc -eventq_index=0 -opClass=IntMult -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList1.opList1] -type=OpDesc -eventq_index=0 -opClass=IntDiv -opLat=20 -pipelined=false - -[system.cpu.fuPool.FUList2] -type=FUDesc -children=opList0 opList1 opList2 -count=4 -eventq_index=0 -opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 system.cpu.fuPool.FUList2.opList2 - -[system.cpu.fuPool.FUList2.opList0] -type=OpDesc -eventq_index=0 -opClass=FloatAdd -opLat=2 -pipelined=true - -[system.cpu.fuPool.FUList2.opList1] -type=OpDesc -eventq_index=0 -opClass=FloatCmp -opLat=2 -pipelined=true - -[system.cpu.fuPool.FUList2.opList2] -type=OpDesc -eventq_index=0 -opClass=FloatCvt -opLat=2 -pipelined=true - -[system.cpu.fuPool.FUList3] -type=FUDesc -children=opList0 opList1 opList2 opList3 opList4 -count=2 -eventq_index=0 -opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 system.cpu.fuPool.FUList3.opList2 system.cpu.fuPool.FUList3.opList3 system.cpu.fuPool.FUList3.opList4 - -[system.cpu.fuPool.FUList3.opList0] -type=OpDesc -eventq_index=0 -opClass=FloatMult -opLat=4 -pipelined=true - -[system.cpu.fuPool.FUList3.opList1] -type=OpDesc -eventq_index=0 -opClass=FloatMultAcc -opLat=5 -pipelined=true - -[system.cpu.fuPool.FUList3.opList2] -type=OpDesc -eventq_index=0 -opClass=FloatMisc -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList3.opList3] -type=OpDesc -eventq_index=0 -opClass=FloatDiv -opLat=12 -pipelined=false - -[system.cpu.fuPool.FUList3.opList4] -type=OpDesc -eventq_index=0 -opClass=FloatSqrt -opLat=24 -pipelined=false - -[system.cpu.fuPool.FUList4] -type=FUDesc -children=opList0 opList1 -count=0 -eventq_index=0 -opList=system.cpu.fuPool.FUList4.opList0 system.cpu.fuPool.FUList4.opList1 - -[system.cpu.fuPool.FUList4.opList0] -type=OpDesc -eventq_index=0 -opClass=MemRead -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList4.opList1] -type=OpDesc -eventq_index=0 -opClass=FloatMemRead -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5] -type=FUDesc -children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 -count=4 -eventq_index=0 -opList=system.cpu.fuPool.FUList5.opList00 system.cpu.fuPool.FUList5.opList01 system.cpu.fuPool.FUList5.opList02 system.cpu.fuPool.FUList5.opList03 system.cpu.fuPool.FUList5.opList04 system.cpu.fuPool.FUList5.opList05 system.cpu.fuPool.FUList5.opList06 system.cpu.fuPool.FUList5.opList07 system.cpu.fuPool.FUList5.opList08 system.cpu.fuPool.FUList5.opList09 system.cpu.fuPool.FUList5.opList10 system.cpu.fuPool.FUList5.opList11 system.cpu.fuPool.FUList5.opList12 system.cpu.fuPool.FUList5.opList13 system.cpu.fuPool.FUList5.opList14 system.cpu.fuPool.FUList5.opList15 system.cpu.fuPool.FUList5.opList16 system.cpu.fuPool.FUList5.opList17 system.cpu.fuPool.FUList5.opList18 system.cpu.fuPool.FUList5.opList19 - -[system.cpu.fuPool.FUList5.opList00] -type=OpDesc -eventq_index=0 -opClass=SimdAdd -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList01] -type=OpDesc -eventq_index=0 -opClass=SimdAddAcc -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList02] -type=OpDesc -eventq_index=0 -opClass=SimdAlu -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList03] -type=OpDesc -eventq_index=0 -opClass=SimdCmp -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList04] -type=OpDesc -eventq_index=0 -opClass=SimdCvt -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList05] -type=OpDesc -eventq_index=0 -opClass=SimdMisc -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList06] -type=OpDesc -eventq_index=0 -opClass=SimdMult -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList07] -type=OpDesc -eventq_index=0 -opClass=SimdMultAcc -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList08] -type=OpDesc -eventq_index=0 -opClass=SimdShift -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList09] -type=OpDesc -eventq_index=0 -opClass=SimdShiftAcc -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList10] -type=OpDesc -eventq_index=0 -opClass=SimdSqrt -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList11] -type=OpDesc -eventq_index=0 -opClass=SimdFloatAdd -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList12] -type=OpDesc -eventq_index=0 -opClass=SimdFloatAlu -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList13] -type=OpDesc -eventq_index=0 -opClass=SimdFloatCmp -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList14] -type=OpDesc -eventq_index=0 -opClass=SimdFloatCvt -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList15] -type=OpDesc -eventq_index=0 -opClass=SimdFloatDiv -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList16] -type=OpDesc -eventq_index=0 -opClass=SimdFloatMisc -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList17] -type=OpDesc -eventq_index=0 -opClass=SimdFloatMult -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList18] -type=OpDesc -eventq_index=0 -opClass=SimdFloatMultAcc -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList5.opList19] -type=OpDesc -eventq_index=0 -opClass=SimdFloatSqrt -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList6] -type=FUDesc -children=opList0 opList1 -count=0 -eventq_index=0 -opList=system.cpu.fuPool.FUList6.opList0 system.cpu.fuPool.FUList6.opList1 - -[system.cpu.fuPool.FUList6.opList0] -type=OpDesc -eventq_index=0 -opClass=MemWrite -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList6.opList1] -type=OpDesc -eventq_index=0 -opClass=FloatMemWrite -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList7] -type=FUDesc -children=opList0 opList1 opList2 opList3 -count=4 -eventq_index=0 -opList=system.cpu.fuPool.FUList7.opList0 system.cpu.fuPool.FUList7.opList1 system.cpu.fuPool.FUList7.opList2 system.cpu.fuPool.FUList7.opList3 - -[system.cpu.fuPool.FUList7.opList0] -type=OpDesc -eventq_index=0 -opClass=MemRead -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList7.opList1] -type=OpDesc -eventq_index=0 -opClass=MemWrite -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList7.opList2] -type=OpDesc -eventq_index=0 -opClass=FloatMemRead -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList7.opList3] -type=OpDesc -eventq_index=0 -opClass=FloatMemWrite -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList8] -type=FUDesc -children=opList -count=1 -eventq_index=0 -opList=system.cpu.fuPool.FUList8.opList - -[system.cpu.fuPool.FUList8.opList] -type=OpDesc -eventq_index=0 -opClass=IprAccess -opLat=3 -pipelined=false - -[system.cpu.icache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=true -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=131072 -system=system -tag_latency=2 -tags=system.cpu.icache.tags -tgts_per_mshr=20 -write_buffers=8 -writeback_clean=true -cpu_side=system.cpu.icache_port -mem_side=system.cpu.toL2Bus.slave[0] - -[system.cpu.icache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=131072 -tag_latency=2 - -[system.cpu.interrupts] -type=ArmInterrupts -eventq_index=0 - -[system.cpu.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -midr=1091551472 -pmu=Null -system=system - -[system.cpu.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.itb - -[system.cpu.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.istage2_mmu.stage2_tlb.walker - -[system.cpu.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.itb.walker - -[system.cpu.itb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[2] - -[system.cpu.l2cache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=8 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=20 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=20 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=20 -sequential_access=false -size=2097152 -system=system -tag_latency=20 -tags=system.cpu.l2cache.tags -tgts_per_mshr=12 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu.toL2Bus.master[0] -mem_side=system.membus.slave[1] - -[system.cpu.l2cache.tags] -type=LRU -assoc=8 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=20 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=2097152 -tag_latency=20 - -[system.cpu.toL2Bus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=0 -frontend_latency=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=false -power_model=Null -response_latency=1 -snoop_filter=system.cpu.toL2Bus.snoop_filter -snoop_response_latency=1 -system=system -use_default_range=false -width=32 -master=system.cpu.l2cache.cpu_side -slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port system.cpu.checker.itb.walker.port system.cpu.checker.dtb.walker.port - -[system.cpu.toL2Bus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=0 -max_capacity=8388608 -system=system - -[system.cpu.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu.workload] -type=Process -cmd=hello -cwd= -drivers= -egid=100 -env= -errout=cerr -euid=100 -eventq_index=0 -executable=/usr/local/google/home/gabeblack/gem5/dist/m5/regression/test-progs/hello/bin/arm/linux/hello -gid=100 -input=cin -kvmInSE=false -maxStackSize=67108864 -output=cout -pgid=100 -pid=100 -ppid=0 -simpoint=0 -system=system -uid=100 -useArchPT=false - -[system.cpu_clk_domain] -type=SrcClockDomain -clock=500 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.dvfs_handler] -type=DVFSHandler -domains= -enable=false -eventq_index=0 -sys_clk_domain=system.clk_domain -transition_latency=100000000 - -[system.membus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=4 -frontend_latency=3 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=true -power_model=Null -response_latency=2 -snoop_filter=system.membus.snoop_filter -snoop_response_latency=4 -system=system -use_default_range=false -width=16 -master=system.physmem.port -slave=system.system_port system.cpu.l2cache.mem_side - -[system.membus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=1 -max_capacity=8388608 -system=system - -[system.physmem] -type=DRAMCtrl -IDD0=0.055000 -IDD02=0.000000 -IDD2N=0.032000 -IDD2N2=0.000000 -IDD2P0=0.000000 -IDD2P02=0.000000 -IDD2P1=0.032000 -IDD2P12=0.000000 -IDD3N=0.038000 -IDD3N2=0.000000 -IDD3P0=0.000000 -IDD3P02=0.000000 -IDD3P1=0.038000 -IDD3P12=0.000000 -IDD4R=0.157000 -IDD4R2=0.000000 -IDD4W=0.125000 -IDD4W2=0.000000 -IDD5=0.235000 -IDD52=0.000000 -IDD6=0.020000 -IDD62=0.000000 -VDD=1.500000 -VDD2=0.000000 -activation_limit=4 -addr_mapping=RoRaBaCoCh -bank_groups_per_rank=0 -banks_per_rank=8 -burst_length=8 -channels=1 -clk_domain=system.clk_domain -conf_table_reported=true -default_p_state=UNDEFINED -device_bus_width=8 -device_rowbuffer_size=1024 -device_size=536870912 -devices_per_rank=8 -dll=true -eventq_index=0 -in_addr_map=true -kvm_map=true -max_accesses_per_row=16 -mem_sched_policy=frfcfs -min_writes_per_switch=16 -null=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -page_policy=open_adaptive -power_model=Null -range=0:134217727:0:0:0:0 -ranks_per_channel=2 -read_buffer_size=32 -static_backend_latency=10000 -static_frontend_latency=10000 -tBURST=5000 -tCCD_L=0 -tCK=1250 -tCL=13750 -tCS=2500 -tRAS=35000 -tRCD=13750 -tREFI=7800000 -tRFC=260000 -tRP=13750 -tRRD=6000 -tRRD_L=0 -tRTP=7500 -tRTW=2500 -tWR=15000 -tWTR=7500 -tXAW=30000 -tXP=6000 -tXPDLL=0 -tXS=270000 -tXSDLL=0 -write_buffer_size=64 -write_high_thresh_perc=85 -write_low_thresh_perc=50 -port=system.membus.master[0] - -[system.voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=1.000000 - diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simerr b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simerr deleted file mode 100755 index 1f8287d96..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simerr +++ /dev/null @@ -1,5 +0,0 @@ -warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes) -warn: Sockets disabled, not accepting gdb connections -warn: ClockedObject: More than one power state change request encountered within the same simulation tick -warn: ClockedObject: More than one power state change request encountered within the same simulation tick -info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout deleted file mode 100755 index 122f716a7..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/simout +++ /dev/null @@ -1,13 +0,0 @@ -Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker/simout -Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker/simerr -gem5 Simulator System. http://gem5.org -gem5 is copyrighted software; use the --copyright option for details. - -gem5 compiled Apr 3 2017 17:55:48 -gem5 started Apr 3 2017 18:05:15 -gem5 executing on gabeblack-desktop.mtv.corp.google.com, pid 55322 -command line: /usr/local/google/home/gabeblack/gem5/gem5-public/build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing-checker --stats-file 'text://stats.txt?desc=False' -re /usr/local/google/home/gabeblack/gem5/gem5-public/tests/testing/../run.py quick/se/00.hello/arm/linux/o3-timing-checker - -Global frequency set at 1000000000000 ticks per second -Hello world! -Exiting @ tick 18517500 because exiting with last active thread context diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt deleted file mode 100644 index 306010dfa..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing-checker/stats.txt +++ /dev/null @@ -1,1273 +0,0 @@ - ----------- Begin Simulation Statistics ---------- -sim_seconds 0.000019 -sim_ticks 18517500 -final_tick 18517500 -sim_freq 1000000000000 -host_inst_rate 45460 -host_op_rate 53229 -host_tick_rate 183240261 -host_mem_usage 280812 -host_seconds 0.10 -sim_insts 4592 -sim_ops 5378 -system.voltage_domain.voltage 1 -system.clk_domain.clock 1000 -system.physmem.pwrStateResidencyTicks::UNDEFINED 18517500 -system.physmem.bytes_read::cpu.inst 17600 -system.physmem.bytes_read::cpu.data 7744 -system.physmem.bytes_read::total 25344 -system.physmem.bytes_inst_read::cpu.inst 17600 -system.physmem.bytes_inst_read::total 17600 -system.physmem.num_reads::cpu.inst 275 -system.physmem.num_reads::cpu.data 121 -system.physmem.num_reads::total 396 -system.physmem.bw_read::cpu.inst 950452275 -system.physmem.bw_read::cpu.data 418199001 -system.physmem.bw_read::total 1368651276 -system.physmem.bw_inst_read::cpu.inst 950452275 -system.physmem.bw_inst_read::total 950452275 -system.physmem.bw_total::cpu.inst 950452275 -system.physmem.bw_total::cpu.data 418199001 -system.physmem.bw_total::total 1368651276 -system.physmem.readReqs 396 -system.physmem.writeReqs 0 -system.physmem.readBursts 396 -system.physmem.writeBursts 0 -system.physmem.bytesReadDRAM 25344 -system.physmem.bytesReadWrQ 0 -system.physmem.bytesWritten 0 -system.physmem.bytesReadSys 25344 -system.physmem.bytesWrittenSys 0 -system.physmem.servicedByWrQ 0 -system.physmem.mergedWrBursts 0 -system.physmem.neitherReadNorWriteReqs 0 -system.physmem.perBankRdBursts::0 89 -system.physmem.perBankRdBursts::1 45 -system.physmem.perBankRdBursts::2 20 -system.physmem.perBankRdBursts::3 43 -system.physmem.perBankRdBursts::4 18 -system.physmem.perBankRdBursts::5 32 -system.physmem.perBankRdBursts::6 35 -system.physmem.perBankRdBursts::7 10 -system.physmem.perBankRdBursts::8 4 -system.physmem.perBankRdBursts::9 8 -system.physmem.perBankRdBursts::10 28 -system.physmem.perBankRdBursts::11 42 -system.physmem.perBankRdBursts::12 10 -system.physmem.perBankRdBursts::13 6 -system.physmem.perBankRdBursts::14 0 -system.physmem.perBankRdBursts::15 6 -system.physmem.perBankWrBursts::0 0 -system.physmem.perBankWrBursts::1 0 -system.physmem.perBankWrBursts::2 0 -system.physmem.perBankWrBursts::3 0 -system.physmem.perBankWrBursts::4 0 -system.physmem.perBankWrBursts::5 0 -system.physmem.perBankWrBursts::6 0 -system.physmem.perBankWrBursts::7 0 -system.physmem.perBankWrBursts::8 0 -system.physmem.perBankWrBursts::9 0 -system.physmem.perBankWrBursts::10 0 -system.physmem.perBankWrBursts::11 0 -system.physmem.perBankWrBursts::12 0 -system.physmem.perBankWrBursts::13 0 -system.physmem.perBankWrBursts::14 0 -system.physmem.perBankWrBursts::15 0 -system.physmem.numRdRetry 0 -system.physmem.numWrRetry 0 -system.physmem.totGap 18432000 -system.physmem.readPktSize::0 0 -system.physmem.readPktSize::1 0 -system.physmem.readPktSize::2 0 -system.physmem.readPktSize::3 0 -system.physmem.readPktSize::4 0 -system.physmem.readPktSize::5 0 -system.physmem.readPktSize::6 396 -system.physmem.writePktSize::0 0 -system.physmem.writePktSize::1 0 -system.physmem.writePktSize::2 0 -system.physmem.writePktSize::3 0 -system.physmem.writePktSize::4 0 -system.physmem.writePktSize::5 0 -system.physmem.writePktSize::6 0 -system.physmem.rdQLenPdf::0 204 -system.physmem.rdQLenPdf::1 121 -system.physmem.rdQLenPdf::2 52 -system.physmem.rdQLenPdf::3 14 -system.physmem.rdQLenPdf::4 4 -system.physmem.rdQLenPdf::5 1 -system.physmem.rdQLenPdf::6 0 -system.physmem.rdQLenPdf::7 0 -system.physmem.rdQLenPdf::8 0 -system.physmem.rdQLenPdf::9 0 -system.physmem.rdQLenPdf::10 0 -system.physmem.rdQLenPdf::11 0 -system.physmem.rdQLenPdf::12 0 -system.physmem.rdQLenPdf::13 0 -system.physmem.rdQLenPdf::14 0 -system.physmem.rdQLenPdf::15 0 -system.physmem.rdQLenPdf::16 0 -system.physmem.rdQLenPdf::17 0 -system.physmem.rdQLenPdf::18 0 -system.physmem.rdQLenPdf::19 0 -system.physmem.rdQLenPdf::20 0 -system.physmem.rdQLenPdf::21 0 -system.physmem.rdQLenPdf::22 0 -system.physmem.rdQLenPdf::23 0 -system.physmem.rdQLenPdf::24 0 -system.physmem.rdQLenPdf::25 0 -system.physmem.rdQLenPdf::26 0 -system.physmem.rdQLenPdf::27 0 -system.physmem.rdQLenPdf::28 0 -system.physmem.rdQLenPdf::29 0 -system.physmem.rdQLenPdf::30 0 -system.physmem.rdQLenPdf::31 0 -system.physmem.wrQLenPdf::0 0 -system.physmem.wrQLenPdf::1 0 -system.physmem.wrQLenPdf::2 0 -system.physmem.wrQLenPdf::3 0 -system.physmem.wrQLenPdf::4 0 -system.physmem.wrQLenPdf::5 0 -system.physmem.wrQLenPdf::6 0 -system.physmem.wrQLenPdf::7 0 -system.physmem.wrQLenPdf::8 0 -system.physmem.wrQLenPdf::9 0 -system.physmem.wrQLenPdf::10 0 -system.physmem.wrQLenPdf::11 0 -system.physmem.wrQLenPdf::12 0 -system.physmem.wrQLenPdf::13 0 -system.physmem.wrQLenPdf::14 0 -system.physmem.wrQLenPdf::15 0 -system.physmem.wrQLenPdf::16 0 -system.physmem.wrQLenPdf::17 0 -system.physmem.wrQLenPdf::18 0 -system.physmem.wrQLenPdf::19 0 -system.physmem.wrQLenPdf::20 0 -system.physmem.wrQLenPdf::21 0 -system.physmem.wrQLenPdf::22 0 -system.physmem.wrQLenPdf::23 0 -system.physmem.wrQLenPdf::24 0 -system.physmem.wrQLenPdf::25 0 -system.physmem.wrQLenPdf::26 0 -system.physmem.wrQLenPdf::27 0 -system.physmem.wrQLenPdf::28 0 -system.physmem.wrQLenPdf::29 0 -system.physmem.wrQLenPdf::30 0 -system.physmem.wrQLenPdf::31 0 -system.physmem.wrQLenPdf::32 0 -system.physmem.wrQLenPdf::33 0 -system.physmem.wrQLenPdf::34 0 -system.physmem.wrQLenPdf::35 0 -system.physmem.wrQLenPdf::36 0 -system.physmem.wrQLenPdf::37 0 -system.physmem.wrQLenPdf::38 0 -system.physmem.wrQLenPdf::39 0 -system.physmem.wrQLenPdf::40 0 -system.physmem.wrQLenPdf::41 0 -system.physmem.wrQLenPdf::42 0 -system.physmem.wrQLenPdf::43 0 -system.physmem.wrQLenPdf::44 0 -system.physmem.wrQLenPdf::45 0 -system.physmem.wrQLenPdf::46 0 -system.physmem.wrQLenPdf::47 0 -system.physmem.wrQLenPdf::48 0 -system.physmem.wrQLenPdf::49 0 -system.physmem.wrQLenPdf::50 0 -system.physmem.wrQLenPdf::51 0 -system.physmem.wrQLenPdf::52 0 -system.physmem.wrQLenPdf::53 0 -system.physmem.wrQLenPdf::54 0 -system.physmem.wrQLenPdf::55 0 -system.physmem.wrQLenPdf::56 0 -system.physmem.wrQLenPdf::57 0 -system.physmem.wrQLenPdf::58 0 -system.physmem.wrQLenPdf::59 0 -system.physmem.wrQLenPdf::60 0 -system.physmem.wrQLenPdf::61 0 -system.physmem.wrQLenPdf::62 0 -system.physmem.wrQLenPdf::63 0 -system.physmem.bytesPerActivate::samples 59 -system.physmem.bytesPerActivate::mean 406.779661 -system.physmem.bytesPerActivate::gmean 269.610222 -system.physmem.bytesPerActivate::stdev 346.645206 -system.physmem.bytesPerActivate::0-127 11 18.64% 18.64% -system.physmem.bytesPerActivate::128-255 16 27.12% 45.76% -system.physmem.bytesPerActivate::256-383 7 11.86% 57.63% -system.physmem.bytesPerActivate::384-511 8 13.56% 71.19% -system.physmem.bytesPerActivate::512-639 1 1.69% 72.88% -system.physmem.bytesPerActivate::640-767 3 5.08% 77.97% -system.physmem.bytesPerActivate::768-895 2 3.39% 81.36% -system.physmem.bytesPerActivate::896-1023 2 3.39% 84.75% -system.physmem.bytesPerActivate::1024-1151 9 15.25% 100.00% -system.physmem.bytesPerActivate::total 59 -system.physmem.totQLat 5212000 -system.physmem.totMemAccLat 12637000 -system.physmem.totBusLat 1980000 -system.physmem.avgQLat 13161.62 -system.physmem.avgBusLat 5000.00 -system.physmem.avgMemAccLat 31911.62 -system.physmem.avgRdBW 1368.65 -system.physmem.avgWrBW 0.00 -system.physmem.avgRdBWSys 1368.65 -system.physmem.avgWrBWSys 0.00 -system.physmem.peakBW 12800.00 -system.physmem.busUtil 10.69 -system.physmem.busUtilRead 10.69 -system.physmem.busUtilWrite 0.00 -system.physmem.avgRdQLen 1.87 -system.physmem.avgWrQLen 0.00 -system.physmem.readRowHits 329 -system.physmem.writeRowHits 0 -system.physmem.readRowHitRate 83.08 -system.physmem.writeRowHitRate nan -system.physmem.avgGap 46545.45 -system.physmem.pageHitRate 83.08 -system.physmem_0.actEnergy 314160 -system.physmem_0.preEnergy 151800 -system.physmem_0.readEnergy 2084880 -system.physmem_0.writeEnergy 0 -system.physmem_0.refreshEnergy 1229280.000000 -system.physmem_0.actBackEnergy 3085980 -system.physmem_0.preBackEnergy 37920 -system.physmem_0.actPowerDownEnergy 5290170 -system.physmem_0.prePowerDownEnergy 19200 -system.physmem_0.selfRefreshEnergy 0 -system.physmem_0.totalEnergy 12213390 -system.physmem_0.averagePower 659.559336 -system.physmem_0.totalIdleTime 11496500 -system.physmem_0.memoryStateTime::IDLE 29500 -system.physmem_0.memoryStateTime::REF 520000 -system.physmem_0.memoryStateTime::SREF 0 -system.physmem_0.memoryStateTime::PRE_PDN 49250 -system.physmem_0.memoryStateTime::ACT 6316250 -system.physmem_0.memoryStateTime::ACT_PDN 11602500 -system.physmem_1.actEnergy 164220 -system.physmem_1.preEnergy 72105 -system.physmem_1.readEnergy 742560 -system.physmem_1.writeEnergy 0 -system.physmem_1.refreshEnergy 1229280.000000 -system.physmem_1.actBackEnergy 1457490 -system.physmem_1.preBackEnergy 66240 -system.physmem_1.actPowerDownEnergy 6092730 -system.physmem_1.prePowerDownEnergy 686400 -system.physmem_1.selfRefreshEnergy 0 -system.physmem_1.totalEnergy 10511025 -system.physmem_1.averagePower 567.626569 -system.physmem_1.totalIdleTime 15098500 -system.physmem_1.memoryStateTime::IDLE 116000 -system.physmem_1.memoryStateTime::REF 520000 -system.physmem_1.memoryStateTime::SREF 0 -system.physmem_1.memoryStateTime::PRE_PDN 1787250 -system.physmem_1.memoryStateTime::ACT 2733750 -system.physmem_1.memoryStateTime::ACT_PDN 13360500 -system.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.branchPred.lookups 2820 -system.cpu.branchPred.condPredicted 1728 -system.cpu.branchPred.condIncorrect 468 -system.cpu.branchPred.BTBLookups 2384 -system.cpu.branchPred.BTBHits 844 -system.cpu.branchPred.BTBCorrect 0 -system.cpu.branchPred.BTBHitPct 35.402685 -system.cpu.branchPred.usedRAS 322 -system.cpu.branchPred.RASInCorrect 70 -system.cpu.branchPred.indirectLookups 260 -system.cpu.branchPred.indirectHits 13 -system.cpu.branchPred.indirectMisses 247 -system.cpu.branchPredindirectMispredicted 64 -system.cpu_clk_domain.clock 500 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.read_hits 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.read_misses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.write_hits 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.write_misses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.align_faults 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.hits 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.misses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.accesses 0 -system.cpu.checker.dtb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.checker.dtb.walker.walks 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.checker.dtb.walker.walkRequestOrigin::total 0 -system.cpu.checker.dtb.inst_hits 0 -system.cpu.checker.dtb.inst_misses 0 -system.cpu.checker.dtb.read_hits 0 -system.cpu.checker.dtb.read_misses 0 -system.cpu.checker.dtb.write_hits 0 -system.cpu.checker.dtb.write_misses 0 -system.cpu.checker.dtb.flush_tlb 0 -system.cpu.checker.dtb.flush_tlb_mva 0 -system.cpu.checker.dtb.flush_tlb_mva_asid 0 -system.cpu.checker.dtb.flush_tlb_asid 0 -system.cpu.checker.dtb.flush_entries 0 -system.cpu.checker.dtb.align_faults 0 -system.cpu.checker.dtb.prefetch_faults 0 -system.cpu.checker.dtb.domain_faults 0 -system.cpu.checker.dtb.perms_faults 0 -system.cpu.checker.dtb.read_accesses 0 -system.cpu.checker.dtb.write_accesses 0 -system.cpu.checker.dtb.inst_accesses 0 -system.cpu.checker.dtb.hits 0 -system.cpu.checker.dtb.misses 0 -system.cpu.checker.dtb.accesses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.checker.istage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.checker.istage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.read_hits 0 -system.cpu.checker.istage2_mmu.stage2_tlb.read_misses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.write_hits 0 -system.cpu.checker.istage2_mmu.stage2_tlb.write_misses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.checker.istage2_mmu.stage2_tlb.align_faults 0 -system.cpu.checker.istage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.checker.istage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.checker.istage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.checker.istage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.hits 0 -system.cpu.checker.istage2_mmu.stage2_tlb.misses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.accesses 0 -system.cpu.checker.itb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.checker.itb.walker.walks 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.checker.itb.walker.walkRequestOrigin::total 0 -system.cpu.checker.itb.inst_hits 0 -system.cpu.checker.itb.inst_misses 0 -system.cpu.checker.itb.read_hits 0 -system.cpu.checker.itb.read_misses 0 -system.cpu.checker.itb.write_hits 0 -system.cpu.checker.itb.write_misses 0 -system.cpu.checker.itb.flush_tlb 0 -system.cpu.checker.itb.flush_tlb_mva 0 -system.cpu.checker.itb.flush_tlb_mva_asid 0 -system.cpu.checker.itb.flush_tlb_asid 0 -system.cpu.checker.itb.flush_entries 0 -system.cpu.checker.itb.align_faults 0 -system.cpu.checker.itb.prefetch_faults 0 -system.cpu.checker.itb.domain_faults 0 -system.cpu.checker.itb.perms_faults 0 -system.cpu.checker.itb.read_accesses 0 -system.cpu.checker.itb.write_accesses 0 -system.cpu.checker.itb.inst_accesses 0 -system.cpu.checker.itb.hits 0 -system.cpu.checker.itb.misses 0 -system.cpu.checker.itb.accesses 0 -system.cpu.workload.numSyscalls 13 -system.cpu.checker.pwrStateResidencyTicks::ON 18517500 -system.cpu.checker.numCycles 5391 -system.cpu.checker.numWorkItemsStarted 0 -system.cpu.checker.numWorkItemsCompleted 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.hits 0 -system.cpu.dstage2_mmu.stage2_tlb.misses 0 -system.cpu.dstage2_mmu.stage2_tlb.accesses 0 -system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.dtb.walker.walks 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dtb.walker.walkRequestOrigin::total 0 -system.cpu.dtb.inst_hits 0 -system.cpu.dtb.inst_misses 0 -system.cpu.dtb.read_hits 0 -system.cpu.dtb.read_misses 0 -system.cpu.dtb.write_hits 0 -system.cpu.dtb.write_misses 0 -system.cpu.dtb.flush_tlb 0 -system.cpu.dtb.flush_tlb_mva 0 -system.cpu.dtb.flush_tlb_mva_asid 0 -system.cpu.dtb.flush_tlb_asid 0 -system.cpu.dtb.flush_entries 0 -system.cpu.dtb.align_faults 0 -system.cpu.dtb.prefetch_faults 0 -system.cpu.dtb.domain_faults 0 -system.cpu.dtb.perms_faults 0 -system.cpu.dtb.read_accesses 0 -system.cpu.dtb.write_accesses 0 -system.cpu.dtb.inst_accesses 0 -system.cpu.dtb.hits 0 -system.cpu.dtb.misses 0 -system.cpu.dtb.accesses 0 -system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.istage2_mmu.stage2_tlb.read_hits 0 -system.cpu.istage2_mmu.stage2_tlb.read_misses 0 -system.cpu.istage2_mmu.stage2_tlb.write_hits 0 -system.cpu.istage2_mmu.stage2_tlb.write_misses 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.istage2_mmu.stage2_tlb.align_faults 0 -system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.hits 0 -system.cpu.istage2_mmu.stage2_tlb.misses 0 -system.cpu.istage2_mmu.stage2_tlb.accesses 0 -system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.itb.walker.walks 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.itb.walker.walkRequestOrigin::total 0 -system.cpu.itb.inst_hits 0 -system.cpu.itb.inst_misses 0 -system.cpu.itb.read_hits 0 -system.cpu.itb.read_misses 0 -system.cpu.itb.write_hits 0 -system.cpu.itb.write_misses 0 -system.cpu.itb.flush_tlb 0 -system.cpu.itb.flush_tlb_mva 0 -system.cpu.itb.flush_tlb_mva_asid 0 -system.cpu.itb.flush_tlb_asid 0 -system.cpu.itb.flush_entries 0 -system.cpu.itb.align_faults 0 -system.cpu.itb.prefetch_faults 0 -system.cpu.itb.domain_faults 0 -system.cpu.itb.perms_faults 0 -system.cpu.itb.read_accesses 0 -system.cpu.itb.write_accesses 0 -system.cpu.itb.inst_accesses 0 -system.cpu.itb.hits 0 -system.cpu.itb.misses 0 -system.cpu.itb.accesses 0 -system.cpu.pwrStateResidencyTicks::ON 18517500 -system.cpu.numCycles 37036 -system.cpu.numWorkItemsStarted 0 -system.cpu.numWorkItemsCompleted 0 -system.cpu.fetch.icacheStallCycles 7733 -system.cpu.fetch.Insts 12373 -system.cpu.fetch.Branches 2820 -system.cpu.fetch.predictedBranches 1179 -system.cpu.fetch.Cycles 5113 -system.cpu.fetch.SquashCycles 984 -system.cpu.fetch.MiscStallCycles 1 -system.cpu.fetch.PendingTrapStallCycles 260 -system.cpu.fetch.IcacheWaitRetryStallCycles 17 -system.cpu.fetch.CacheLines 1982 -system.cpu.fetch.IcacheSquashes 291 -system.cpu.fetch.rateDist::samples 13616 -system.cpu.fetch.rateDist::mean 1.093052 -system.cpu.fetch.rateDist::stdev 2.461769 -system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% -system.cpu.fetch.rateDist::0 10916 80.17% 80.17% -system.cpu.fetch.rateDist::1 271 1.99% 82.16% -system.cpu.fetch.rateDist::2 182 1.34% 83.50% -system.cpu.fetch.rateDist::3 206 1.51% 85.01% -system.cpu.fetch.rateDist::4 259 1.90% 86.91% -system.cpu.fetch.rateDist::5 398 2.92% 89.84% -system.cpu.fetch.rateDist::6 138 1.01% 90.85% -system.cpu.fetch.rateDist::7 192 1.41% 92.26% -system.cpu.fetch.rateDist::8 1054 7.74% 100.00% -system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% -system.cpu.fetch.rateDist::min_value 0 -system.cpu.fetch.rateDist::max_value 8 -system.cpu.fetch.rateDist::total 13616 -system.cpu.fetch.branchRate 0.076142 -system.cpu.fetch.rate 0.334080 -system.cpu.decode.IdleCycles 6341 -system.cpu.decode.BlockedCycles 4657 -system.cpu.decode.RunCycles 2138 -system.cpu.decode.UnblockCycles 142 -system.cpu.decode.SquashCycles 338 -system.cpu.decode.BranchResolved 909 -system.cpu.decode.BranchMispred 160 -system.cpu.decode.DecodedInsts 12250 -system.cpu.decode.SquashedInsts 489 -system.cpu.rename.SquashCycles 338 -system.cpu.rename.IdleCycles 6573 -system.cpu.rename.BlockCycles 835 -system.cpu.rename.serializeStallCycles 2470 -system.cpu.rename.RunCycles 2036 -system.cpu.rename.UnblockCycles 1364 -system.cpu.rename.RenamedInsts 11552 -system.cpu.rename.ROBFullEvents 4 -system.cpu.rename.IQFullEvents 181 -system.cpu.rename.LQFullEvents 144 -system.cpu.rename.SQFullEvents 1170 -system.cpu.rename.RenamedOperands 11673 -system.cpu.rename.RenameLookups 53030 -system.cpu.rename.int_rename_lookups 12530 -system.cpu.rename.fp_rename_lookups 199 -system.cpu.rename.CommittedMaps 5494 -system.cpu.rename.UndoneMaps 6179 -system.cpu.rename.serializingInsts 40 -system.cpu.rename.tempSerializingInsts 34 -system.cpu.rename.skidInsts 442 -system.cpu.memDep0.insertedLoads 2293 -system.cpu.memDep0.insertedStores 1619 -system.cpu.memDep0.conflictingLoads 33 -system.cpu.memDep0.conflictingStores 22 -system.cpu.iq.iqInstsAdded 10296 -system.cpu.iq.iqNonSpecInstsAdded 44 -system.cpu.iq.iqInstsIssued 8207 -system.cpu.iq.iqSquashedInstsIssued 43 -system.cpu.iq.iqSquashedInstsExamined 4961 -system.cpu.iq.iqSquashedOperandsExamined 12830 -system.cpu.iq.iqSquashedNonSpecRemoved 7 -system.cpu.iq.issued_per_cycle::samples 13616 -system.cpu.iq.issued_per_cycle::mean 0.602747 -system.cpu.iq.issued_per_cycle::stdev 1.340306 -system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% -system.cpu.iq.issued_per_cycle::0 10392 76.32% 76.32% -system.cpu.iq.issued_per_cycle::1 1145 8.41% 84.73% -system.cpu.iq.issued_per_cycle::2 762 5.60% 90.33% -system.cpu.iq.issued_per_cycle::3 485 3.56% 93.89% -system.cpu.iq.issued_per_cycle::4 356 2.61% 96.50% -system.cpu.iq.issued_per_cycle::5 278 2.04% 98.55% -system.cpu.iq.issued_per_cycle::6 127 0.93% 99.48% -system.cpu.iq.issued_per_cycle::7 61 0.45% 99.93% -system.cpu.iq.issued_per_cycle::8 10 0.07% 100.00% -system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% -system.cpu.iq.issued_per_cycle::min_value 0 -system.cpu.iq.issued_per_cycle::max_value 8 -system.cpu.iq.issued_per_cycle::total 13616 -system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% -system.cpu.iq.fu_full::IntAlu 9 5.42% 5.42% -system.cpu.iq.fu_full::IntMult 0 0.00% 5.42% -system.cpu.iq.fu_full::IntDiv 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatAdd 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatCmp 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatCvt 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatMult 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatDiv 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatMisc 0 0.00% 5.42% -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdAdd 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdAlu 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdCmp 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdCvt 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdMisc 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdMult 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdShift 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.42% -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.42% -system.cpu.iq.fu_full::MemRead 83 50.00% 55.42% -system.cpu.iq.fu_full::MemWrite 61 36.75% 92.17% -system.cpu.iq.fu_full::FloatMemRead 0 0.00% 92.17% -system.cpu.iq.fu_full::FloatMemWrite 13 7.83% 100.00% -system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% -system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% -system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% -system.cpu.iq.FU_type_0::IntAlu 5024 61.22% 61.22% -system.cpu.iq.FU_type_0::IntMult 7 0.09% 61.30% -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatMisc 0 0.00% 61.30% -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 61.30% -system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.04% 61.34% -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 61.34% -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 61.34% -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 61.34% -system.cpu.iq.FU_type_0::MemRead 1962 23.91% 85.24% -system.cpu.iq.FU_type_0::MemWrite 1178 14.35% 99.60% -system.cpu.iq.FU_type_0::FloatMemRead 0 0.00% 99.60% -system.cpu.iq.FU_type_0::FloatMemWrite 33 0.40% 100.00% -system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% -system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% -system.cpu.iq.FU_type_0::total 8207 -system.cpu.iq.rate 0.221595 -system.cpu.iq.fu_busy_cnt 166 -system.cpu.iq.fu_busy_rate 0.020227 -system.cpu.iq.int_inst_queue_reads 30145 -system.cpu.iq.int_inst_queue_writes 15188 -system.cpu.iq.int_inst_queue_wakeup_accesses 7438 -system.cpu.iq.fp_inst_queue_reads 94 -system.cpu.iq.fp_inst_queue_writes 132 -system.cpu.iq.fp_inst_queue_wakeup_accesses 32 -system.cpu.iq.int_alu_accesses 8327 -system.cpu.iq.fp_alu_accesses 46 -system.cpu.iew.lsq.thread0.forwLoads 24 -system.cpu.iew.lsq.thread0.invAddrLoads 0 -system.cpu.iew.lsq.thread0.squashedLoads 1266 -system.cpu.iew.lsq.thread0.ignoredResponses 0 -system.cpu.iew.lsq.thread0.memOrderViolation 19 -system.cpu.iew.lsq.thread0.squashedStores 681 -system.cpu.iew.lsq.thread0.invAddrSwpfs 0 -system.cpu.iew.lsq.thread0.blockedLoads 0 -system.cpu.iew.lsq.thread0.rescheduledLoads 32 -system.cpu.iew.lsq.thread0.cacheBlocked 4 -system.cpu.iew.iewIdleCycles 0 -system.cpu.iew.iewSquashCycles 338 -system.cpu.iew.iewBlockCycles 707 -system.cpu.iew.iewUnblockCycles 17 -system.cpu.iew.iewDispatchedInsts 10349 -system.cpu.iew.iewDispSquashedInsts 128 -system.cpu.iew.iewDispLoadInsts 2293 -system.cpu.iew.iewDispStoreInsts 1619 -system.cpu.iew.iewDispNonSpecInsts 32 -system.cpu.iew.iewIQFullEvents 12 -system.cpu.iew.iewLSQFullEvents 4 -system.cpu.iew.memOrderViolationEvents 19 -system.cpu.iew.predictedTakenIncorrect 93 -system.cpu.iew.predictedNotTakenIncorrect 267 -system.cpu.iew.branchMispredicts 360 -system.cpu.iew.iewExecutedInsts 7885 -system.cpu.iew.iewExecLoadInsts 1840 -system.cpu.iew.iewExecSquashedInsts 322 -system.cpu.iew.exec_swp 0 -system.cpu.iew.exec_nop 9 -system.cpu.iew.exec_refs 3007 -system.cpu.iew.exec_branches 1490 -system.cpu.iew.exec_stores 1167 -system.cpu.iew.exec_rate 0.212901 -system.cpu.iew.wb_sent 7581 -system.cpu.iew.wb_count 7470 -system.cpu.iew.wb_producers 3518 -system.cpu.iew.wb_consumers 6872 -system.cpu.iew.wb_rate 0.201696 -system.cpu.iew.wb_fanout 0.511932 -system.cpu.commit.commitSquashedInsts 4970 -system.cpu.commit.commitNonSpecStalls 37 -system.cpu.commit.branchMispredicts 314 -system.cpu.commit.committed_per_cycle::samples 12743 -system.cpu.commit.committed_per_cycle::mean 0.422036 -system.cpu.commit.committed_per_cycle::stdev 1.264076 -system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% -system.cpu.commit.committed_per_cycle::0 10698 83.95% 83.95% -system.cpu.commit.committed_per_cycle::1 879 6.90% 90.85% -system.cpu.commit.committed_per_cycle::2 416 3.26% 94.11% -system.cpu.commit.committed_per_cycle::3 216 1.70% 95.81% -system.cpu.commit.committed_per_cycle::4 111 0.87% 96.68% -system.cpu.commit.committed_per_cycle::5 220 1.73% 98.41% -system.cpu.commit.committed_per_cycle::6 55 0.43% 98.84% -system.cpu.commit.committed_per_cycle::7 39 0.31% 99.14% -system.cpu.commit.committed_per_cycle::8 109 0.86% 100.00% -system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% -system.cpu.commit.committed_per_cycle::min_value 0 -system.cpu.commit.committed_per_cycle::max_value 8 -system.cpu.commit.committed_per_cycle::total 12743 -system.cpu.commit.committedInsts 4592 -system.cpu.commit.committedOps 5378 -system.cpu.commit.swp_count 0 -system.cpu.commit.refs 1965 -system.cpu.commit.loads 1027 -system.cpu.commit.membars 12 -system.cpu.commit.branches 1008 -system.cpu.commit.fp_insts 16 -system.cpu.commit.int_insts 4624 -system.cpu.commit.function_calls 82 -system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% -system.cpu.commit.op_class_0::IntAlu 3406 63.33% 63.33% -system.cpu.commit.op_class_0::IntMult 4 0.07% 63.41% -system.cpu.commit.op_class_0::IntDiv 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatAdd 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatMult 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatMisc 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdMult 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdShift 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatMisc 3 0.06% 63.46% -system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.46% -system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.46% -system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.46% -system.cpu.commit.op_class_0::MemRead 1027 19.10% 82.56% -system.cpu.commit.op_class_0::MemWrite 922 17.14% 99.70% -system.cpu.commit.op_class_0::FloatMemRead 0 0.00% 99.70% -system.cpu.commit.op_class_0::FloatMemWrite 16 0.30% 100.00% -system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% -system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% -system.cpu.commit.op_class_0::total 5378 -system.cpu.commit.bw_lim_events 109 -system.cpu.rob.rob_reads 22825 -system.cpu.rob.rob_writes 21579 -system.cpu.timesIdled 193 -system.cpu.idleCycles 23420 -system.cpu.committedInsts 4592 -system.cpu.committedOps 5378 -system.cpu.cpi 8.065331 -system.cpu.cpi_total 8.065331 -system.cpu.ipc 0.123987 -system.cpu.ipc_total 0.123987 -system.cpu.int_regfile_reads 7779 -system.cpu.int_regfile_writes 4297 -system.cpu.fp_regfile_reads 32 -system.cpu.cc_regfile_reads 28140 -system.cpu.cc_regfile_writes 3276 -system.cpu.misc_regfile_reads 3029 -system.cpu.misc_regfile_writes 24 -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.dcache.tags.replacements 0 -system.cpu.dcache.tags.tagsinuse 87.889702 -system.cpu.dcache.tags.total_refs 2158 -system.cpu.dcache.tags.sampled_refs 147 -system.cpu.dcache.tags.avg_refs 14.680272 -system.cpu.dcache.tags.warmup_cycle 0 -system.cpu.dcache.tags.occ_blocks::cpu.data 87.889702 -system.cpu.dcache.tags.occ_percent::cpu.data 0.021457 -system.cpu.dcache.tags.occ_percent::total 0.021457 -system.cpu.dcache.tags.occ_task_id_blocks::1024 147 -system.cpu.dcache.tags.age_task_id_blocks_1024::0 55 -system.cpu.dcache.tags.age_task_id_blocks_1024::1 92 -system.cpu.dcache.tags.occ_task_id_percent::1024 0.035889 -system.cpu.dcache.tags.tag_accesses 5471 -system.cpu.dcache.tags.data_accesses 5471 -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.dcache.ReadReq_hits::cpu.data 1540 -system.cpu.dcache.ReadReq_hits::total 1540 -system.cpu.dcache.WriteReq_hits::cpu.data 597 -system.cpu.dcache.WriteReq_hits::total 597 -system.cpu.dcache.LoadLockedReq_hits::cpu.data 10 -system.cpu.dcache.LoadLockedReq_hits::total 10 -system.cpu.dcache.StoreCondReq_hits::cpu.data 11 -system.cpu.dcache.StoreCondReq_hits::total 11 -system.cpu.dcache.demand_hits::cpu.data 2137 -system.cpu.dcache.demand_hits::total 2137 -system.cpu.dcache.overall_hits::cpu.data 2137 -system.cpu.dcache.overall_hits::total 2137 -system.cpu.dcache.ReadReq_misses::cpu.data 186 -system.cpu.dcache.ReadReq_misses::total 186 -system.cpu.dcache.WriteReq_misses::cpu.data 316 -system.cpu.dcache.WriteReq_misses::total 316 -system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 -system.cpu.dcache.LoadLockedReq_misses::total 2 -system.cpu.dcache.demand_misses::cpu.data 502 -system.cpu.dcache.demand_misses::total 502 -system.cpu.dcache.overall_misses::cpu.data 502 -system.cpu.dcache.overall_misses::total 502 -system.cpu.dcache.ReadReq_miss_latency::cpu.data 11381500 -system.cpu.dcache.ReadReq_miss_latency::total 11381500 -system.cpu.dcache.WriteReq_miss_latency::cpu.data 24478000 -system.cpu.dcache.WriteReq_miss_latency::total 24478000 -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 156000 -system.cpu.dcache.LoadLockedReq_miss_latency::total 156000 -system.cpu.dcache.demand_miss_latency::cpu.data 35859500 -system.cpu.dcache.demand_miss_latency::total 35859500 -system.cpu.dcache.overall_miss_latency::cpu.data 35859500 -system.cpu.dcache.overall_miss_latency::total 35859500 -system.cpu.dcache.ReadReq_accesses::cpu.data 1726 -system.cpu.dcache.ReadReq_accesses::total 1726 -system.cpu.dcache.WriteReq_accesses::cpu.data 913 -system.cpu.dcache.WriteReq_accesses::total 913 -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 12 -system.cpu.dcache.LoadLockedReq_accesses::total 12 -system.cpu.dcache.StoreCondReq_accesses::cpu.data 11 -system.cpu.dcache.StoreCondReq_accesses::total 11 -system.cpu.dcache.demand_accesses::cpu.data 2639 -system.cpu.dcache.demand_accesses::total 2639 -system.cpu.dcache.overall_accesses::cpu.data 2639 -system.cpu.dcache.overall_accesses::total 2639 -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.107764 -system.cpu.dcache.ReadReq_miss_rate::total 0.107764 -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.346112 -system.cpu.dcache.WriteReq_miss_rate::total 0.346112 -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.166667 -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.166667 -system.cpu.dcache.demand_miss_rate::cpu.data 0.190224 -system.cpu.dcache.demand_miss_rate::total 0.190224 -system.cpu.dcache.overall_miss_rate::cpu.data 0.190224 -system.cpu.dcache.overall_miss_rate::total 0.190224 -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 61190.860215 -system.cpu.dcache.ReadReq_avg_miss_latency::total 61190.860215 -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 77462.025316 -system.cpu.dcache.WriteReq_avg_miss_latency::total 77462.025316 -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 78000 -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 78000 -system.cpu.dcache.demand_avg_miss_latency::cpu.data 71433.266932 -system.cpu.dcache.demand_avg_miss_latency::total 71433.266932 -system.cpu.dcache.overall_avg_miss_latency::cpu.data 71433.266932 -system.cpu.dcache.overall_avg_miss_latency::total 71433.266932 -system.cpu.dcache.blocked_cycles::no_mshrs 159 -system.cpu.dcache.blocked_cycles::no_targets 0 -system.cpu.dcache.blocked::no_mshrs 3 -system.cpu.dcache.blocked::no_targets 0 -system.cpu.dcache.avg_blocked_cycles::no_mshrs 53 -system.cpu.dcache.avg_blocked_cycles::no_targets nan -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 81 -system.cpu.dcache.ReadReq_mshr_hits::total 81 -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 274 -system.cpu.dcache.WriteReq_mshr_hits::total 274 -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 -system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 -system.cpu.dcache.demand_mshr_hits::cpu.data 355 -system.cpu.dcache.demand_mshr_hits::total 355 -system.cpu.dcache.overall_mshr_hits::cpu.data 355 -system.cpu.dcache.overall_mshr_hits::total 355 -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 105 -system.cpu.dcache.ReadReq_mshr_misses::total 105 -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 42 -system.cpu.dcache.WriteReq_mshr_misses::total 42 -system.cpu.dcache.demand_mshr_misses::cpu.data 147 -system.cpu.dcache.demand_mshr_misses::total 147 -system.cpu.dcache.overall_mshr_misses::cpu.data 147 -system.cpu.dcache.overall_mshr_misses::total 147 -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7338000 -system.cpu.dcache.ReadReq_mshr_miss_latency::total 7338000 -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3668000 -system.cpu.dcache.WriteReq_mshr_miss_latency::total 3668000 -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 11006000 -system.cpu.dcache.demand_mshr_miss_latency::total 11006000 -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 11006000 -system.cpu.dcache.overall_mshr_miss_latency::total 11006000 -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.060834 -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.060834 -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.046002 -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.046002 -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.055703 -system.cpu.dcache.demand_mshr_miss_rate::total 0.055703 -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.055703 -system.cpu.dcache.overall_mshr_miss_rate::total 0.055703 -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 69885.714286 -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69885.714286 -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87333.333333 -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87333.333333 -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 74870.748299 -system.cpu.dcache.demand_avg_mshr_miss_latency::total 74870.748299 -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 74870.748299 -system.cpu.dcache.overall_avg_mshr_miss_latency::total 74870.748299 -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.icache.tags.replacements 2 -system.cpu.icache.tags.tagsinuse 148.671994 -system.cpu.icache.tags.total_refs 1587 -system.cpu.icache.tags.sampled_refs 293 -system.cpu.icache.tags.avg_refs 5.416382 -system.cpu.icache.tags.warmup_cycle 0 -system.cpu.icache.tags.occ_blocks::cpu.inst 148.671994 -system.cpu.icache.tags.occ_percent::cpu.inst 0.072594 -system.cpu.icache.tags.occ_percent::total 0.072594 -system.cpu.icache.tags.occ_task_id_blocks::1024 291 -system.cpu.icache.tags.age_task_id_blocks_1024::0 160 -system.cpu.icache.tags.age_task_id_blocks_1024::1 131 -system.cpu.icache.tags.occ_task_id_percent::1024 0.142090 -system.cpu.icache.tags.tag_accesses 4257 -system.cpu.icache.tags.data_accesses 4257 -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.icache.ReadReq_hits::cpu.inst 1587 -system.cpu.icache.ReadReq_hits::total 1587 -system.cpu.icache.demand_hits::cpu.inst 1587 -system.cpu.icache.demand_hits::total 1587 -system.cpu.icache.overall_hits::cpu.inst 1587 -system.cpu.icache.overall_hits::total 1587 -system.cpu.icache.ReadReq_misses::cpu.inst 395 -system.cpu.icache.ReadReq_misses::total 395 -system.cpu.icache.demand_misses::cpu.inst 395 -system.cpu.icache.demand_misses::total 395 -system.cpu.icache.overall_misses::cpu.inst 395 -system.cpu.icache.overall_misses::total 395 -system.cpu.icache.ReadReq_miss_latency::cpu.inst 29663500 -system.cpu.icache.ReadReq_miss_latency::total 29663500 -system.cpu.icache.demand_miss_latency::cpu.inst 29663500 -system.cpu.icache.demand_miss_latency::total 29663500 -system.cpu.icache.overall_miss_latency::cpu.inst 29663500 -system.cpu.icache.overall_miss_latency::total 29663500 -system.cpu.icache.ReadReq_accesses::cpu.inst 1982 -system.cpu.icache.ReadReq_accesses::total 1982 -system.cpu.icache.demand_accesses::cpu.inst 1982 -system.cpu.icache.demand_accesses::total 1982 -system.cpu.icache.overall_accesses::cpu.inst 1982 -system.cpu.icache.overall_accesses::total 1982 -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.199294 -system.cpu.icache.ReadReq_miss_rate::total 0.199294 -system.cpu.icache.demand_miss_rate::cpu.inst 0.199294 -system.cpu.icache.demand_miss_rate::total 0.199294 -system.cpu.icache.overall_miss_rate::cpu.inst 0.199294 -system.cpu.icache.overall_miss_rate::total 0.199294 -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75097.468354 -system.cpu.icache.ReadReq_avg_miss_latency::total 75097.468354 -system.cpu.icache.demand_avg_miss_latency::cpu.inst 75097.468354 -system.cpu.icache.demand_avg_miss_latency::total 75097.468354 -system.cpu.icache.overall_avg_miss_latency::cpu.inst 75097.468354 -system.cpu.icache.overall_avg_miss_latency::total 75097.468354 -system.cpu.icache.blocked_cycles::no_mshrs 422 -system.cpu.icache.blocked_cycles::no_targets 0 -system.cpu.icache.blocked::no_mshrs 4 -system.cpu.icache.blocked::no_targets 0 -system.cpu.icache.avg_blocked_cycles::no_mshrs 105.500000 -system.cpu.icache.avg_blocked_cycles::no_targets nan -system.cpu.icache.writebacks::writebacks 2 -system.cpu.icache.writebacks::total 2 -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 102 -system.cpu.icache.ReadReq_mshr_hits::total 102 -system.cpu.icache.demand_mshr_hits::cpu.inst 102 -system.cpu.icache.demand_mshr_hits::total 102 -system.cpu.icache.overall_mshr_hits::cpu.inst 102 -system.cpu.icache.overall_mshr_hits::total 102 -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 293 -system.cpu.icache.ReadReq_mshr_misses::total 293 -system.cpu.icache.demand_mshr_misses::cpu.inst 293 -system.cpu.icache.demand_mshr_misses::total 293 -system.cpu.icache.overall_mshr_misses::cpu.inst 293 -system.cpu.icache.overall_mshr_misses::total 293 -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 23439000 -system.cpu.icache.ReadReq_mshr_miss_latency::total 23439000 -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 23439000 -system.cpu.icache.demand_mshr_miss_latency::total 23439000 -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 23439000 -system.cpu.icache.overall_mshr_miss_latency::total 23439000 -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.147830 -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.147830 -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.147830 -system.cpu.icache.demand_mshr_miss_rate::total 0.147830 -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.147830 -system.cpu.icache.overall_mshr_miss_rate::total 0.147830 -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 79996.587031 -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79996.587031 -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 79996.587031 -system.cpu.icache.demand_avg_mshr_miss_latency::total 79996.587031 -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 79996.587031 -system.cpu.icache.overall_avg_mshr_miss_latency::total 79996.587031 -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.l2cache.tags.replacements 0 -system.cpu.l2cache.tags.tagsinuse 213.492112 -system.cpu.l2cache.tags.total_refs 39 -system.cpu.l2cache.tags.sampled_refs 396 -system.cpu.l2cache.tags.avg_refs 0.098485 -system.cpu.l2cache.tags.warmup_cycle 0 -system.cpu.l2cache.tags.occ_blocks::cpu.inst 139.462705 -system.cpu.l2cache.tags.occ_blocks::cpu.data 74.029407 -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004256 -system.cpu.l2cache.tags.occ_percent::cpu.data 0.002259 -system.cpu.l2cache.tags.occ_percent::total 0.006515 -system.cpu.l2cache.tags.occ_task_id_blocks::1024 396 -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 194 -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 202 -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012085 -system.cpu.l2cache.tags.tag_accesses 3924 -system.cpu.l2cache.tags.data_accesses 3924 -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.l2cache.WritebackClean_hits::writebacks 1 -system.cpu.l2cache.WritebackClean_hits::total 1 -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 18 -system.cpu.l2cache.ReadCleanReq_hits::total 18 -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 20 -system.cpu.l2cache.ReadSharedReq_hits::total 20 -system.cpu.l2cache.demand_hits::cpu.inst 18 -system.cpu.l2cache.demand_hits::cpu.data 20 -system.cpu.l2cache.demand_hits::total 38 -system.cpu.l2cache.overall_hits::cpu.inst 18 -system.cpu.l2cache.overall_hits::cpu.data 20 -system.cpu.l2cache.overall_hits::total 38 -system.cpu.l2cache.ReadExReq_misses::cpu.data 42 -system.cpu.l2cache.ReadExReq_misses::total 42 -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 275 -system.cpu.l2cache.ReadCleanReq_misses::total 275 -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 85 -system.cpu.l2cache.ReadSharedReq_misses::total 85 -system.cpu.l2cache.demand_misses::cpu.inst 275 -system.cpu.l2cache.demand_misses::cpu.data 127 -system.cpu.l2cache.demand_misses::total 402 -system.cpu.l2cache.overall_misses::cpu.inst 275 -system.cpu.l2cache.overall_misses::cpu.data 127 -system.cpu.l2cache.overall_misses::total 402 -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3603000 -system.cpu.l2cache.ReadExReq_miss_latency::total 3603000 -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 22791500 -system.cpu.l2cache.ReadCleanReq_miss_latency::total 22791500 -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 6943500 -system.cpu.l2cache.ReadSharedReq_miss_latency::total 6943500 -system.cpu.l2cache.demand_miss_latency::cpu.inst 22791500 -system.cpu.l2cache.demand_miss_latency::cpu.data 10546500 -system.cpu.l2cache.demand_miss_latency::total 33338000 -system.cpu.l2cache.overall_miss_latency::cpu.inst 22791500 -system.cpu.l2cache.overall_miss_latency::cpu.data 10546500 -system.cpu.l2cache.overall_miss_latency::total 33338000 -system.cpu.l2cache.WritebackClean_accesses::writebacks 1 -system.cpu.l2cache.WritebackClean_accesses::total 1 -system.cpu.l2cache.ReadExReq_accesses::cpu.data 42 -system.cpu.l2cache.ReadExReq_accesses::total 42 -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 293 -system.cpu.l2cache.ReadCleanReq_accesses::total 293 -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 105 -system.cpu.l2cache.ReadSharedReq_accesses::total 105 -system.cpu.l2cache.demand_accesses::cpu.inst 293 -system.cpu.l2cache.demand_accesses::cpu.data 147 -system.cpu.l2cache.demand_accesses::total 440 -system.cpu.l2cache.overall_accesses::cpu.inst 293 -system.cpu.l2cache.overall_accesses::cpu.data 147 -system.cpu.l2cache.overall_accesses::total 440 -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 -system.cpu.l2cache.ReadExReq_miss_rate::total 1 -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.938567 -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.938567 -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.809524 -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.809524 -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.938567 -system.cpu.l2cache.demand_miss_rate::cpu.data 0.863946 -system.cpu.l2cache.demand_miss_rate::total 0.913636 -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.938567 -system.cpu.l2cache.overall_miss_rate::cpu.data 0.863946 -system.cpu.l2cache.overall_miss_rate::total 0.913636 -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 85785.714286 -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 85785.714286 -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 82878.181818 -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 82878.181818 -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81688.235294 -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81688.235294 -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 82878.181818 -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 83043.307087 -system.cpu.l2cache.demand_avg_miss_latency::total 82930.348259 -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 82878.181818 -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 83043.307087 -system.cpu.l2cache.overall_avg_miss_latency::total 82930.348259 -system.cpu.l2cache.blocked_cycles::no_mshrs 0 -system.cpu.l2cache.blocked_cycles::no_targets 0 -system.cpu.l2cache.blocked::no_mshrs 0 -system.cpu.l2cache.blocked::no_targets 0 -system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan -system.cpu.l2cache.avg_blocked_cycles::no_targets nan -system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 6 -system.cpu.l2cache.ReadSharedReq_mshr_hits::total 6 -system.cpu.l2cache.demand_mshr_hits::cpu.data 6 -system.cpu.l2cache.demand_mshr_hits::total 6 -system.cpu.l2cache.overall_mshr_hits::cpu.data 6 -system.cpu.l2cache.overall_mshr_hits::total 6 -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 42 -system.cpu.l2cache.ReadExReq_mshr_misses::total 42 -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 275 -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 275 -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 79 -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 79 -system.cpu.l2cache.demand_mshr_misses::cpu.inst 275 -system.cpu.l2cache.demand_mshr_misses::cpu.data 121 -system.cpu.l2cache.demand_mshr_misses::total 396 -system.cpu.l2cache.overall_mshr_misses::cpu.inst 275 -system.cpu.l2cache.overall_mshr_misses::cpu.data 121 -system.cpu.l2cache.overall_mshr_misses::total 396 -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3183000 -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3183000 -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 20041500 -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 20041500 -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 5712000 -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 5712000 -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 20041500 -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 8895000 -system.cpu.l2cache.demand_mshr_miss_latency::total 28936500 -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 20041500 -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 8895000 -system.cpu.l2cache.overall_mshr_miss_latency::total 28936500 -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.938567 -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.938567 -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.752381 -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.752381 -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.938567 -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.823129 -system.cpu.l2cache.demand_mshr_miss_rate::total 0.900000 -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.938567 -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.823129 -system.cpu.l2cache.overall_mshr_miss_rate::total 0.900000 -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 75785.714286 -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 75785.714286 -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 72878.181818 -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 72878.181818 -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72303.797468 -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 72303.797468 -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 72878.181818 -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 73512.396694 -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 73071.969697 -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 72878.181818 -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 73512.396694 -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 73071.969697 -system.cpu.toL2Bus.snoop_filter.tot_requests 442 -system.cpu.toL2Bus.snoop_filter.hit_single_requests 45 -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 1 -system.cpu.toL2Bus.snoop_filter.tot_snoops 0 -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 -system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 18517500 -system.cpu.toL2Bus.trans_dist::ReadResp 398 -system.cpu.toL2Bus.trans_dist::WritebackClean 2 -system.cpu.toL2Bus.trans_dist::ReadExReq 42 -system.cpu.toL2Bus.trans_dist::ReadExResp 42 -system.cpu.toL2Bus.trans_dist::ReadCleanReq 293 -system.cpu.toL2Bus.trans_dist::ReadSharedReq 105 -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 588 -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 294 -system.cpu.toL2Bus.pkt_count::total 882 -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 18880 -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9408 -system.cpu.toL2Bus.pkt_size::total 28288 -system.cpu.toL2Bus.snoops 0 -system.cpu.toL2Bus.snoopTraffic 0 -system.cpu.toL2Bus.snoop_fanout::samples 440 -system.cpu.toL2Bus.snoop_fanout::mean 0.100000 -system.cpu.toL2Bus.snoop_fanout::stdev 0.300341 -system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% -system.cpu.toL2Bus.snoop_fanout::0 396 90.00% 90.00% -system.cpu.toL2Bus.snoop_fanout::1 44 10.00% 100.00% -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% -system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% -system.cpu.toL2Bus.snoop_fanout::min_value 0 -system.cpu.toL2Bus.snoop_fanout::max_value 1 -system.cpu.toL2Bus.snoop_fanout::total 440 -system.cpu.toL2Bus.reqLayer0.occupancy 223000 -system.cpu.toL2Bus.reqLayer0.utilization 1.2 -system.cpu.toL2Bus.respLayer0.occupancy 439500 -system.cpu.toL2Bus.respLayer0.utilization 2.4 -system.cpu.toL2Bus.respLayer1.occupancy 223494 -system.cpu.toL2Bus.respLayer1.utilization 1.2 -system.membus.snoop_filter.tot_requests 396 -system.membus.snoop_filter.hit_single_requests 0 -system.membus.snoop_filter.hit_multi_requests 0 -system.membus.snoop_filter.tot_snoops 0 -system.membus.snoop_filter.hit_single_snoops 0 -system.membus.snoop_filter.hit_multi_snoops 0 -system.membus.pwrStateResidencyTicks::UNDEFINED 18517500 -system.membus.trans_dist::ReadResp 354 -system.membus.trans_dist::ReadExReq 42 -system.membus.trans_dist::ReadExResp 42 -system.membus.trans_dist::ReadSharedReq 354 -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 792 -system.membus.pkt_count::total 792 -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 25344 -system.membus.pkt_size::total 25344 -system.membus.snoops 0 -system.membus.snoopTraffic 0 -system.membus.snoop_fanout::samples 396 -system.membus.snoop_fanout::mean 0 -system.membus.snoop_fanout::stdev 0 -system.membus.snoop_fanout::underflows 0 0.00% 0.00% -system.membus.snoop_fanout::0 396 100.00% 100.00% -system.membus.snoop_fanout::1 0 0.00% 100.00% -system.membus.snoop_fanout::overflows 0 0.00% 100.00% -system.membus.snoop_fanout::min_value 0 -system.membus.snoop_fanout::max_value 0 -system.membus.snoop_fanout::total 396 -system.membus.reqLayer0.occupancy 484000 -system.membus.reqLayer0.utilization 2.6 -system.membus.respLayer1.occupancy 2091500 -system.membus.respLayer1.utilization 11.3 - ----------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini deleted file mode 100644 index 72771fa1e..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/config.ini +++ /dev/null @@ -1,962 +0,0 @@ -[root] -type=Root -children=system -eventq_index=0 -full_system=false -sim_quantum=0 -time_sync_enable=false -time_sync_period=100000000000 -time_sync_spin_threshold=100000000 - -[system] -type=System -children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain -boot_osflags=a -cache_line_size=64 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -exit_on_work_items=false -init_param=0 -kernel= -kernel_addr_check=true -load_addr_mask=1099511627775 -load_offset=0 -mem_mode=timing -mem_ranges= -memories=system.physmem -mmap_using_noreserve=false -multi_thread=false -num_work_ids=16 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -readfile= -symbolfile= -thermal_components= -thermal_model=Null -work_begin_ckpt_count=0 -work_begin_cpu_id_exit=-1 -work_begin_exit_count=0 -work_cpus_ckpt_count=0 -work_end_ckpt_count=0 -work_end_exit_count=0 -work_item_id=-1 -system_port=system.membus.slave[0] - -[system.clk_domain] -type=SrcClockDomain -clock=1000 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.cpu] -type=DerivO3CPU -children=branchPred dcache dstage2_mmu dtb fuPool icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload -LFSTSize=1024 -LQEntries=16 -LSQCheckLoads=true -LSQDepCheckShift=0 -SQEntries=16 -SSITSize=1024 -activity=0 -backComSize=5 -branchPred=system.cpu.branchPred -cacheStorePorts=200 -checker=Null -clk_domain=system.cpu_clk_domain -commitToDecodeDelay=1 -commitToFetchDelay=1 -commitToIEWDelay=1 -commitToRenameDelay=1 -commitWidth=8 -cpu_id=0 -decodeToFetchDelay=1 -decodeToRenameDelay=2 -decodeWidth=3 -default_p_state=UNDEFINED -dispatchWidth=6 -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu.dstage2_mmu -dtb=system.cpu.dtb -eventq_index=0 -fetchBufferSize=16 -fetchQueueSize=32 -fetchToDecodeDelay=3 -fetchTrapLatency=1 -fetchWidth=3 -forwardComSize=5 -fuPool=system.cpu.fuPool -function_trace=false -function_trace_start=0 -iewToCommitDelay=1 -iewToDecodeDelay=1 -iewToFetchDelay=1 -iewToRenameDelay=1 -interrupts=system.cpu.interrupts -isa=system.cpu.isa -issueToExecuteDelay=1 -issueWidth=8 -istage2_mmu=system.cpu.istage2_mmu -itb=system.cpu.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -needsTSO=false -numIQEntries=32 -numPhysCCRegs=640 -numPhysFloatRegs=192 -numPhysIntRegs=128 -numROBEntries=40 -numRobs=1 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -profile=0 -progress_interval=0 -renameToDecodeDelay=1 -renameToFetchDelay=1 -renameToIEWDelay=1 -renameToROBDelay=1 -renameWidth=3 -simpoint_start_insts= -smtCommitPolicy=RoundRobin -smtFetchPolicy=SingleThread -smtIQPolicy=Partitioned -smtIQThreshold=100 -smtLSQPolicy=Partitioned -smtLSQThreshold=100 -smtNumFetchingThreads=1 -smtROBPolicy=Partitioned -smtROBThreshold=100 -socket_id=0 -squashWidth=8 -store_set_clear_period=250000 -switched_out=false -syscallRetryLatency=10000 -system=system -tracer=system.cpu.tracer -trapLatency=13 -wbWidth=8 -workload=system.cpu.workload -dcache_port=system.cpu.dcache.cpu_side -icache_port=system.cpu.icache.cpu_side - -[system.cpu.branchPred] -type=BiModeBP -BTBEntries=2048 -BTBTagSize=18 -RASSize=16 -choiceCtrBits=2 -choicePredictorSize=8192 -eventq_index=0 -globalCtrBits=2 -globalPredictorSize=8192 -indirectHashGHR=true -indirectHashTargets=true -indirectPathLength=3 -indirectSets=256 -indirectTagSize=16 -indirectWays=2 -instShiftAmt=2 -numThreads=1 -useIndirect=true - -[system.cpu.dcache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=6 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=32768 -system=system -tag_latency=2 -tags=system.cpu.dcache.tags -tgts_per_mshr=8 -write_buffers=16 -writeback_clean=true -cpu_side=system.cpu.dcache_port -mem_side=system.cpu.toL2Bus.slave[1] - -[system.cpu.dcache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=32768 -tag_latency=2 - -[system.cpu.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.dtb - -[system.cpu.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.dstage2_mmu.stage2_tlb.walker - -[system.cpu.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.dtb.walker - -[system.cpu.dtb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[3] - -[system.cpu.fuPool] -type=FUPool -children=FUList0 FUList1 FUList2 FUList3 FUList4 -FUList=system.cpu.fuPool.FUList0 system.cpu.fuPool.FUList1 system.cpu.fuPool.FUList2 system.cpu.fuPool.FUList3 system.cpu.fuPool.FUList4 -eventq_index=0 - -[system.cpu.fuPool.FUList0] -type=FUDesc -children=opList -count=2 -eventq_index=0 -opList=system.cpu.fuPool.FUList0.opList - -[system.cpu.fuPool.FUList0.opList] -type=OpDesc -eventq_index=0 -opClass=IntAlu -opLat=1 -pipelined=true - -[system.cpu.fuPool.FUList1] -type=FUDesc -children=opList0 opList1 opList2 -count=1 -eventq_index=0 -opList=system.cpu.fuPool.FUList1.opList0 system.cpu.fuPool.FUList1.opList1 system.cpu.fuPool.FUList1.opList2 - -[system.cpu.fuPool.FUList1.opList0] -type=OpDesc -eventq_index=0 -opClass=IntMult -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList1.opList1] -type=OpDesc -eventq_index=0 -opClass=IntDiv -opLat=12 -pipelined=false - -[system.cpu.fuPool.FUList1.opList2] -type=OpDesc -eventq_index=0 -opClass=IprAccess -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList2] -type=FUDesc -children=opList0 opList1 -count=1 -eventq_index=0 -opList=system.cpu.fuPool.FUList2.opList0 system.cpu.fuPool.FUList2.opList1 - -[system.cpu.fuPool.FUList2.opList0] -type=OpDesc -eventq_index=0 -opClass=MemRead -opLat=2 -pipelined=true - -[system.cpu.fuPool.FUList2.opList1] -type=OpDesc -eventq_index=0 -opClass=FloatMemRead -opLat=2 -pipelined=true - -[system.cpu.fuPool.FUList3] -type=FUDesc -children=opList0 opList1 -count=1 -eventq_index=0 -opList=system.cpu.fuPool.FUList3.opList0 system.cpu.fuPool.FUList3.opList1 - -[system.cpu.fuPool.FUList3.opList0] -type=OpDesc -eventq_index=0 -opClass=MemWrite -opLat=2 -pipelined=true - -[system.cpu.fuPool.FUList3.opList1] -type=OpDesc -eventq_index=0 -opClass=FloatMemWrite -opLat=2 -pipelined=true - -[system.cpu.fuPool.FUList4] -type=FUDesc -children=opList00 opList01 opList02 opList03 opList04 opList05 opList06 opList07 opList08 opList09 opList10 opList11 opList12 opList13 opList14 opList15 opList16 opList17 opList18 opList19 opList20 opList21 opList22 opList23 opList24 opList25 opList26 opList27 -count=2 -eventq_index=0 -opList=system.cpu.fuPool.FUList4.opList00 system.cpu.fuPool.FUList4.opList01 system.cpu.fuPool.FUList4.opList02 system.cpu.fuPool.FUList4.opList03 system.cpu.fuPool.FUList4.opList04 system.cpu.fuPool.FUList4.opList05 system.cpu.fuPool.FUList4.opList06 system.cpu.fuPool.FUList4.opList07 system.cpu.fuPool.FUList4.opList08 system.cpu.fuPool.FUList4.opList09 system.cpu.fuPool.FUList4.opList10 system.cpu.fuPool.FUList4.opList11 system.cpu.fuPool.FUList4.opList12 system.cpu.fuPool.FUList4.opList13 system.cpu.fuPool.FUList4.opList14 system.cpu.fuPool.FUList4.opList15 system.cpu.fuPool.FUList4.opList16 system.cpu.fuPool.FUList4.opList17 system.cpu.fuPool.FUList4.opList18 system.cpu.fuPool.FUList4.opList19 system.cpu.fuPool.FUList4.opList20 system.cpu.fuPool.FUList4.opList21 system.cpu.fuPool.FUList4.opList22 system.cpu.fuPool.FUList4.opList23 system.cpu.fuPool.FUList4.opList24 system.cpu.fuPool.FUList4.opList25 system.cpu.fuPool.FUList4.opList26 system.cpu.fuPool.FUList4.opList27 - -[system.cpu.fuPool.FUList4.opList00] -type=OpDesc -eventq_index=0 -opClass=SimdAdd -opLat=4 -pipelined=true - -[system.cpu.fuPool.FUList4.opList01] -type=OpDesc -eventq_index=0 -opClass=SimdAddAcc -opLat=4 -pipelined=true - -[system.cpu.fuPool.FUList4.opList02] -type=OpDesc -eventq_index=0 -opClass=SimdAlu -opLat=4 -pipelined=true - -[system.cpu.fuPool.FUList4.opList03] -type=OpDesc -eventq_index=0 -opClass=SimdCmp -opLat=4 -pipelined=true - -[system.cpu.fuPool.FUList4.opList04] -type=OpDesc -eventq_index=0 -opClass=SimdCvt -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList4.opList05] -type=OpDesc -eventq_index=0 -opClass=SimdMisc -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList4.opList06] -type=OpDesc -eventq_index=0 -opClass=SimdMult -opLat=5 -pipelined=true - -[system.cpu.fuPool.FUList4.opList07] -type=OpDesc -eventq_index=0 -opClass=SimdMultAcc -opLat=5 -pipelined=true - -[system.cpu.fuPool.FUList4.opList08] -type=OpDesc -eventq_index=0 -opClass=SimdShift -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList4.opList09] -type=OpDesc -eventq_index=0 -opClass=SimdShiftAcc -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList4.opList10] -type=OpDesc -eventq_index=0 -opClass=SimdSqrt -opLat=9 -pipelined=true - -[system.cpu.fuPool.FUList4.opList11] -type=OpDesc -eventq_index=0 -opClass=SimdFloatAdd -opLat=5 -pipelined=true - -[system.cpu.fuPool.FUList4.opList12] -type=OpDesc -eventq_index=0 -opClass=SimdFloatAlu -opLat=5 -pipelined=true - -[system.cpu.fuPool.FUList4.opList13] -type=OpDesc -eventq_index=0 -opClass=SimdFloatCmp -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList4.opList14] -type=OpDesc -eventq_index=0 -opClass=SimdFloatCvt -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList4.opList15] -type=OpDesc -eventq_index=0 -opClass=SimdFloatDiv -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList4.opList16] -type=OpDesc -eventq_index=0 -opClass=SimdFloatMisc -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList4.opList17] -type=OpDesc -eventq_index=0 -opClass=SimdFloatMult -opLat=3 -pipelined=true - -[system.cpu.fuPool.FUList4.opList18] -type=OpDesc -eventq_index=0 -opClass=SimdFloatMultAcc -opLat=5 -pipelined=true - -[system.cpu.fuPool.FUList4.opList19] -type=OpDesc -eventq_index=0 -opClass=SimdFloatSqrt -opLat=9 -pipelined=true - -[system.cpu.fuPool.FUList4.opList20] -type=OpDesc -eventq_index=0 -opClass=FloatAdd -opLat=5 -pipelined=true - -[system.cpu.fuPool.FUList4.opList21] -type=OpDesc -eventq_index=0 -opClass=FloatCmp -opLat=5 -pipelined=true - -[system.cpu.fuPool.FUList4.opList22] -type=OpDesc -eventq_index=0 -opClass=FloatCvt -opLat=5 -pipelined=true - -[system.cpu.fuPool.FUList4.opList23] -type=OpDesc -eventq_index=0 -opClass=FloatDiv -opLat=9 -pipelined=false - -[system.cpu.fuPool.FUList4.opList24] -type=OpDesc -eventq_index=0 -opClass=FloatSqrt -opLat=33 -pipelined=false - -[system.cpu.fuPool.FUList4.opList25] -type=OpDesc -eventq_index=0 -opClass=FloatMult -opLat=4 -pipelined=true - -[system.cpu.fuPool.FUList4.opList26] -type=OpDesc -eventq_index=0 -opClass=FloatMultAcc -opLat=5 -pipelined=true - -[system.cpu.fuPool.FUList4.opList27] -type=OpDesc -eventq_index=0 -opClass=FloatMisc -opLat=3 -pipelined=true - -[system.cpu.icache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=1 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=true -max_miss_count=0 -mshrs=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=1 -sequential_access=false -size=32768 -system=system -tag_latency=1 -tags=system.cpu.icache.tags -tgts_per_mshr=8 -write_buffers=8 -writeback_clean=true -cpu_side=system.cpu.icache_port -mem_side=system.cpu.toL2Bus.slave[0] - -[system.cpu.icache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=1 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=32768 -tag_latency=1 - -[system.cpu.interrupts] -type=ArmInterrupts -eventq_index=0 - -[system.cpu.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -midr=1091551472 -pmu=Null -system=system - -[system.cpu.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.itb - -[system.cpu.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.istage2_mmu.stage2_tlb.walker - -[system.cpu.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.itb.walker - -[system.cpu.itb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[2] - -[system.cpu.l2cache] -type=Cache -children=prefetcher tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=16 -clk_domain=system.cpu_clk_domain -clusivity=mostly_excl -data_latency=12 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=16 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=true -prefetcher=system.cpu.l2cache.prefetcher -response_latency=12 -sequential_access=false -size=1048576 -system=system -tag_latency=12 -tags=system.cpu.l2cache.tags -tgts_per_mshr=8 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu.toL2Bus.master[0] -mem_side=system.membus.slave[1] - -[system.cpu.l2cache.prefetcher] -type=StridePrefetcher -cache_snoop=false -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -degree=8 -eventq_index=0 -latency=1 -max_conf=7 -min_conf=0 -on_data=true -on_inst=true -on_miss=false -on_read=true -on_write=true -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -queue_filter=true -queue_size=32 -queue_squash=true -start_conf=4 -sys=system -table_assoc=4 -table_sets=16 -tag_prefetch=true -thresh_conf=4 -use_master_id=true - -[system.cpu.l2cache.tags] -type=RandomRepl -assoc=16 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=12 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=1048576 -tag_latency=12 - -[system.cpu.toL2Bus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=0 -frontend_latency=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=false -power_model=Null -response_latency=1 -snoop_filter=system.cpu.toL2Bus.snoop_filter -snoop_response_latency=1 -system=system -use_default_range=false -width=32 -master=system.cpu.l2cache.cpu_side -slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port - -[system.cpu.toL2Bus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=0 -max_capacity=8388608 -system=system - -[system.cpu.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu.workload] -type=Process -cmd=hello -cwd= -drivers= -egid=100 -env= -errout=cerr -euid=100 -eventq_index=0 -executable=/usr/local/google/home/gabeblack/gem5/dist/m5/regression/test-progs/hello/bin/arm/linux/hello -gid=100 -input=cin -kvmInSE=false -maxStackSize=67108864 -output=cout -pgid=100 -pid=100 -ppid=0 -simpoint=0 -system=system -uid=100 -useArchPT=false - -[system.cpu_clk_domain] -type=SrcClockDomain -clock=500 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.dvfs_handler] -type=DVFSHandler -domains= -enable=false -eventq_index=0 -sys_clk_domain=system.clk_domain -transition_latency=100000000 - -[system.membus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=4 -frontend_latency=3 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=true -power_model=Null -response_latency=2 -snoop_filter=system.membus.snoop_filter -snoop_response_latency=4 -system=system -use_default_range=false -width=16 -master=system.physmem.port -slave=system.system_port system.cpu.l2cache.mem_side - -[system.membus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=1 -max_capacity=8388608 -system=system - -[system.physmem] -type=DRAMCtrl -IDD0=0.055000 -IDD02=0.000000 -IDD2N=0.032000 -IDD2N2=0.000000 -IDD2P0=0.000000 -IDD2P02=0.000000 -IDD2P1=0.032000 -IDD2P12=0.000000 -IDD3N=0.038000 -IDD3N2=0.000000 -IDD3P0=0.000000 -IDD3P02=0.000000 -IDD3P1=0.038000 -IDD3P12=0.000000 -IDD4R=0.157000 -IDD4R2=0.000000 -IDD4W=0.125000 -IDD4W2=0.000000 -IDD5=0.235000 -IDD52=0.000000 -IDD6=0.020000 -IDD62=0.000000 -VDD=1.500000 -VDD2=0.000000 -activation_limit=4 -addr_mapping=RoRaBaCoCh -bank_groups_per_rank=0 -banks_per_rank=8 -burst_length=8 -channels=1 -clk_domain=system.clk_domain -conf_table_reported=true -default_p_state=UNDEFINED -device_bus_width=8 -device_rowbuffer_size=1024 -device_size=536870912 -devices_per_rank=8 -dll=true -eventq_index=0 -in_addr_map=true -kvm_map=true -max_accesses_per_row=16 -mem_sched_policy=frfcfs -min_writes_per_switch=16 -null=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -page_policy=open_adaptive -power_model=Null -range=0:134217727:0:0:0:0 -ranks_per_channel=2 -read_buffer_size=32 -static_backend_latency=10000 -static_frontend_latency=10000 -tBURST=5000 -tCCD_L=0 -tCK=1250 -tCL=13750 -tCS=2500 -tRAS=35000 -tRCD=13750 -tREFI=7800000 -tRFC=260000 -tRP=13750 -tRRD=6000 -tRRD_L=0 -tRTP=7500 -tRTW=2500 -tWR=15000 -tWTR=7500 -tXAW=30000 -tXP=6000 -tXPDLL=0 -tXS=270000 -tXSDLL=0 -write_buffer_size=64 -write_high_thresh_perc=85 -write_low_thresh_perc=50 -port=system.membus.master[0] - -[system.voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=1.000000 - diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simerr b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simerr deleted file mode 100755 index 707fed98b..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simerr +++ /dev/null @@ -1,4 +0,0 @@ -warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes) -warn: Sockets disabled, not accepting gdb connections -warn: ClockedObject: More than one power state change request encountered within the same simulation tick -info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout deleted file mode 100755 index 9ae67891c..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/simout +++ /dev/null @@ -1,13 +0,0 @@ -Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing/simout -Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing/simerr -gem5 Simulator System. http://gem5.org -gem5 is copyrighted software; use the --copyright option for details. - -gem5 compiled Apr 3 2017 17:55:48 -gem5 started Apr 3 2017 18:08:17 -gem5 executing on gabeblack-desktop.mtv.corp.google.com, pid 55753 -command line: /usr/local/google/home/gabeblack/gem5/gem5-public/build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/o3-timing --stats-file 'text://stats.txt?desc=False' -re /usr/local/google/home/gabeblack/gem5/gem5-public/tests/testing/../run.py quick/se/00.hello/arm/linux/o3-timing - -Global frequency set at 1000000000000 ticks per second -Hello world! -Exiting @ tick 20302000 because exiting with last active thread context diff --git a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt deleted file mode 100644 index f88830f40..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/o3-timing/stats.txt +++ /dev/null @@ -1,1179 +0,0 @@ - ----------- Begin Simulation Statistics ---------- -sim_seconds 0.000020 -sim_ticks 20302000 -final_tick 20302000 -sim_freq 1000000000000 -host_inst_rate 45535 -host_op_rate 53318 -host_tick_rate 201173118 -host_mem_usage 277864 -host_seconds 0.10 -sim_insts 4592 -sim_ops 5378 -system.voltage_domain.voltage 1 -system.clk_domain.clock 1000 -system.physmem.pwrStateResidencyTicks::UNDEFINED 20302000 -system.physmem.bytes_read::cpu.inst 18560 -system.physmem.bytes_read::cpu.data 8128 -system.physmem.bytes_read::cpu.l2cache.prefetcher 1728 -system.physmem.bytes_read::total 28416 -system.physmem.bytes_inst_read::cpu.inst 18560 -system.physmem.bytes_inst_read::total 18560 -system.physmem.num_reads::cpu.inst 290 -system.physmem.num_reads::cpu.data 127 -system.physmem.num_reads::cpu.l2cache.prefetcher 27 -system.physmem.num_reads::total 444 -system.physmem.bw_read::cpu.inst 914195646 -system.physmem.bw_read::cpu.data 400354645 -system.physmem.bw_read::cpu.l2cache.prefetcher 85114767 -system.physmem.bw_read::total 1399665058 -system.physmem.bw_inst_read::cpu.inst 914195646 -system.physmem.bw_inst_read::total 914195646 -system.physmem.bw_total::cpu.inst 914195646 -system.physmem.bw_total::cpu.data 400354645 -system.physmem.bw_total::cpu.l2cache.prefetcher 85114767 -system.physmem.bw_total::total 1399665058 -system.physmem.readReqs 445 -system.physmem.writeReqs 0 -system.physmem.readBursts 445 -system.physmem.writeBursts 0 -system.physmem.bytesReadDRAM 28480 -system.physmem.bytesReadWrQ 0 -system.physmem.bytesWritten 0 -system.physmem.bytesReadSys 28480 -system.physmem.bytesWrittenSys 0 -system.physmem.servicedByWrQ 0 -system.physmem.mergedWrBursts 0 -system.physmem.neitherReadNorWriteReqs 0 -system.physmem.perBankRdBursts::0 103 -system.physmem.perBankRdBursts::1 48 -system.physmem.perBankRdBursts::2 19 -system.physmem.perBankRdBursts::3 45 -system.physmem.perBankRdBursts::4 19 -system.physmem.perBankRdBursts::5 37 -system.physmem.perBankRdBursts::6 46 -system.physmem.perBankRdBursts::7 10 -system.physmem.perBankRdBursts::8 4 -system.physmem.perBankRdBursts::9 8 -system.physmem.perBankRdBursts::10 27 -system.physmem.perBankRdBursts::11 47 -system.physmem.perBankRdBursts::12 17 -system.physmem.perBankRdBursts::13 8 -system.physmem.perBankRdBursts::14 0 -system.physmem.perBankRdBursts::15 7 -system.physmem.perBankWrBursts::0 0 -system.physmem.perBankWrBursts::1 0 -system.physmem.perBankWrBursts::2 0 -system.physmem.perBankWrBursts::3 0 -system.physmem.perBankWrBursts::4 0 -system.physmem.perBankWrBursts::5 0 -system.physmem.perBankWrBursts::6 0 -system.physmem.perBankWrBursts::7 0 -system.physmem.perBankWrBursts::8 0 -system.physmem.perBankWrBursts::9 0 -system.physmem.perBankWrBursts::10 0 -system.physmem.perBankWrBursts::11 0 -system.physmem.perBankWrBursts::12 0 -system.physmem.perBankWrBursts::13 0 -system.physmem.perBankWrBursts::14 0 -system.physmem.perBankWrBursts::15 0 -system.physmem.numRdRetry 0 -system.physmem.numWrRetry 0 -system.physmem.totGap 20260500 -system.physmem.readPktSize::0 0 -system.physmem.readPktSize::1 0 -system.physmem.readPktSize::2 0 -system.physmem.readPktSize::3 0 -system.physmem.readPktSize::4 0 -system.physmem.readPktSize::5 0 -system.physmem.readPktSize::6 445 -system.physmem.writePktSize::0 0 -system.physmem.writePktSize::1 0 -system.physmem.writePktSize::2 0 -system.physmem.writePktSize::3 0 -system.physmem.writePktSize::4 0 -system.physmem.writePktSize::5 0 -system.physmem.writePktSize::6 0 -system.physmem.rdQLenPdf::0 241 -system.physmem.rdQLenPdf::1 136 -system.physmem.rdQLenPdf::2 36 -system.physmem.rdQLenPdf::3 17 -system.physmem.rdQLenPdf::4 5 -system.physmem.rdQLenPdf::5 2 -system.physmem.rdQLenPdf::6 2 -system.physmem.rdQLenPdf::7 2 -system.physmem.rdQLenPdf::8 2 -system.physmem.rdQLenPdf::9 2 -system.physmem.rdQLenPdf::10 0 -system.physmem.rdQLenPdf::11 0 -system.physmem.rdQLenPdf::12 0 -system.physmem.rdQLenPdf::13 0 -system.physmem.rdQLenPdf::14 0 -system.physmem.rdQLenPdf::15 0 -system.physmem.rdQLenPdf::16 0 -system.physmem.rdQLenPdf::17 0 -system.physmem.rdQLenPdf::18 0 -system.physmem.rdQLenPdf::19 0 -system.physmem.rdQLenPdf::20 0 -system.physmem.rdQLenPdf::21 0 -system.physmem.rdQLenPdf::22 0 -system.physmem.rdQLenPdf::23 0 -system.physmem.rdQLenPdf::24 0 -system.physmem.rdQLenPdf::25 0 -system.physmem.rdQLenPdf::26 0 -system.physmem.rdQLenPdf::27 0 -system.physmem.rdQLenPdf::28 0 -system.physmem.rdQLenPdf::29 0 -system.physmem.rdQLenPdf::30 0 -system.physmem.rdQLenPdf::31 0 -system.physmem.wrQLenPdf::0 0 -system.physmem.wrQLenPdf::1 0 -system.physmem.wrQLenPdf::2 0 -system.physmem.wrQLenPdf::3 0 -system.physmem.wrQLenPdf::4 0 -system.physmem.wrQLenPdf::5 0 -system.physmem.wrQLenPdf::6 0 -system.physmem.wrQLenPdf::7 0 -system.physmem.wrQLenPdf::8 0 -system.physmem.wrQLenPdf::9 0 -system.physmem.wrQLenPdf::10 0 -system.physmem.wrQLenPdf::11 0 -system.physmem.wrQLenPdf::12 0 -system.physmem.wrQLenPdf::13 0 -system.physmem.wrQLenPdf::14 0 -system.physmem.wrQLenPdf::15 0 -system.physmem.wrQLenPdf::16 0 -system.physmem.wrQLenPdf::17 0 -system.physmem.wrQLenPdf::18 0 -system.physmem.wrQLenPdf::19 0 -system.physmem.wrQLenPdf::20 0 -system.physmem.wrQLenPdf::21 0 -system.physmem.wrQLenPdf::22 0 -system.physmem.wrQLenPdf::23 0 -system.physmem.wrQLenPdf::24 0 -system.physmem.wrQLenPdf::25 0 -system.physmem.wrQLenPdf::26 0 -system.physmem.wrQLenPdf::27 0 -system.physmem.wrQLenPdf::28 0 -system.physmem.wrQLenPdf::29 0 -system.physmem.wrQLenPdf::30 0 -system.physmem.wrQLenPdf::31 0 -system.physmem.wrQLenPdf::32 0 -system.physmem.wrQLenPdf::33 0 -system.physmem.wrQLenPdf::34 0 -system.physmem.wrQLenPdf::35 0 -system.physmem.wrQLenPdf::36 0 -system.physmem.wrQLenPdf::37 0 -system.physmem.wrQLenPdf::38 0 -system.physmem.wrQLenPdf::39 0 -system.physmem.wrQLenPdf::40 0 -system.physmem.wrQLenPdf::41 0 -system.physmem.wrQLenPdf::42 0 -system.physmem.wrQLenPdf::43 0 -system.physmem.wrQLenPdf::44 0 -system.physmem.wrQLenPdf::45 0 -system.physmem.wrQLenPdf::46 0 -system.physmem.wrQLenPdf::47 0 -system.physmem.wrQLenPdf::48 0 -system.physmem.wrQLenPdf::49 0 -system.physmem.wrQLenPdf::50 0 -system.physmem.wrQLenPdf::51 0 -system.physmem.wrQLenPdf::52 0 -system.physmem.wrQLenPdf::53 0 -system.physmem.wrQLenPdf::54 0 -system.physmem.wrQLenPdf::55 0 -system.physmem.wrQLenPdf::56 0 -system.physmem.wrQLenPdf::57 0 -system.physmem.wrQLenPdf::58 0 -system.physmem.wrQLenPdf::59 0 -system.physmem.wrQLenPdf::60 0 -system.physmem.wrQLenPdf::61 0 -system.physmem.wrQLenPdf::62 0 -system.physmem.wrQLenPdf::63 0 -system.physmem.bytesPerActivate::samples 62 -system.physmem.bytesPerActivate::mean 435.612903 -system.physmem.bytesPerActivate::gmean 295.844737 -system.physmem.bytesPerActivate::stdev 352.802892 -system.physmem.bytesPerActivate::0-127 8 12.90% 12.90% -system.physmem.bytesPerActivate::128-255 16 25.81% 38.71% -system.physmem.bytesPerActivate::256-383 10 16.13% 54.84% -system.physmem.bytesPerActivate::384-511 7 11.29% 66.13% -system.physmem.bytesPerActivate::512-639 2 3.23% 69.35% -system.physmem.bytesPerActivate::640-767 3 4.84% 74.19% -system.physmem.bytesPerActivate::768-895 2 3.23% 77.42% -system.physmem.bytesPerActivate::896-1023 4 6.45% 83.87% -system.physmem.bytesPerActivate::1024-1151 10 16.13% 100.00% -system.physmem.bytesPerActivate::total 62 -system.physmem.totQLat 6135000 -system.physmem.totMemAccLat 14478750 -system.physmem.totBusLat 2225000 -system.physmem.avgQLat 13786.52 -system.physmem.avgBusLat 5000.00 -system.physmem.avgMemAccLat 32536.52 -system.physmem.avgRdBW 1402.82 -system.physmem.avgWrBW 0.00 -system.physmem.avgRdBWSys 1402.82 -system.physmem.avgWrBWSys 0.00 -system.physmem.peakBW 12800.00 -system.physmem.busUtil 10.96 -system.physmem.busUtilRead 10.96 -system.physmem.busUtilWrite 0.00 -system.physmem.avgRdQLen 1.85 -system.physmem.avgWrQLen 0.00 -system.physmem.readRowHits 373 -system.physmem.writeRowHits 0 -system.physmem.readRowHitRate 83.82 -system.physmem.writeRowHitRate nan -system.physmem.avgGap 45529.21 -system.physmem.pageHitRate 83.82 -system.physmem_0.actEnergy 349860 -system.physmem_0.preEnergy 170775 -system.physmem_0.readEnergy 2334780 -system.physmem_0.writeEnergy 0 -system.physmem_0.refreshEnergy 1229280.000000 -system.physmem_0.actBackEnergy 3562500 -system.physmem_0.preBackEnergy 28800 -system.physmem_0.actPowerDownEnergy 5660100 -system.physmem_0.prePowerDownEnergy 960 -system.physmem_0.selfRefreshEnergy 0 -system.physmem_0.totalEnergy 13337055 -system.physmem_0.averagePower 656.916882 -system.physmem_0.totalIdleTime 12261000 -system.physmem_0.memoryStateTime::IDLE 19000 -system.physmem_0.memoryStateTime::REF 520000 -system.physmem_0.memoryStateTime::SREF 0 -system.physmem_0.memoryStateTime::PRE_PDN 2500 -system.physmem_0.memoryStateTime::ACT 7351250 -system.physmem_0.memoryStateTime::ACT_PDN 12409250 -system.physmem_1.actEnergy 164220 -system.physmem_1.preEnergy 64515 -system.physmem_1.readEnergy 842520 -system.physmem_1.writeEnergy 0 -system.physmem_1.refreshEnergy 1229280.000000 -system.physmem_1.actBackEnergy 1478010 -system.physmem_1.preBackEnergy 68640 -system.physmem_1.actPowerDownEnergy 7415130 -system.physmem_1.prePowerDownEnergy 238560 -system.physmem_1.selfRefreshEnergy 0 -system.physmem_1.totalEnergy 11500875 -system.physmem_1.averagePower 566.475803 -system.physmem_1.totalIdleTime 16880000 -system.physmem_1.memoryStateTime::IDLE 110000 -system.physmem_1.memoryStateTime::REF 520000 -system.physmem_1.memoryStateTime::SREF 0 -system.physmem_1.memoryStateTime::PRE_PDN 620500 -system.physmem_1.memoryStateTime::ACT 2792000 -system.physmem_1.memoryStateTime::ACT_PDN 16259500 -system.pwrStateResidencyTicks::UNDEFINED 20302000 -system.cpu.branchPred.lookups 2438 -system.cpu.branchPred.condPredicted 1441 -system.cpu.branchPred.condIncorrect 523 -system.cpu.branchPred.BTBLookups 913 -system.cpu.branchPred.BTBHits 446 -system.cpu.branchPred.BTBCorrect 0 -system.cpu.branchPred.BTBHitPct 48.849945 -system.cpu.branchPred.usedRAS 286 -system.cpu.branchPred.RASInCorrect 57 -system.cpu.branchPred.indirectLookups 163 -system.cpu.branchPred.indirectHits 13 -system.cpu.branchPred.indirectMisses 150 -system.cpu.branchPredindirectMispredicted 59 -system.cpu_clk_domain.clock 500 -system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 20302000 -system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.hits 0 -system.cpu.dstage2_mmu.stage2_tlb.misses 0 -system.cpu.dstage2_mmu.stage2_tlb.accesses 0 -system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 20302000 -system.cpu.dtb.walker.walks 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dtb.walker.walkRequestOrigin::total 0 -system.cpu.dtb.inst_hits 0 -system.cpu.dtb.inst_misses 0 -system.cpu.dtb.read_hits 0 -system.cpu.dtb.read_misses 0 -system.cpu.dtb.write_hits 0 -system.cpu.dtb.write_misses 0 -system.cpu.dtb.flush_tlb 0 -system.cpu.dtb.flush_tlb_mva 0 -system.cpu.dtb.flush_tlb_mva_asid 0 -system.cpu.dtb.flush_tlb_asid 0 -system.cpu.dtb.flush_entries 0 -system.cpu.dtb.align_faults 0 -system.cpu.dtb.prefetch_faults 0 -system.cpu.dtb.domain_faults 0 -system.cpu.dtb.perms_faults 0 -system.cpu.dtb.read_accesses 0 -system.cpu.dtb.write_accesses 0 -system.cpu.dtb.inst_accesses 0 -system.cpu.dtb.hits 0 -system.cpu.dtb.misses 0 -system.cpu.dtb.accesses 0 -system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 20302000 -system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.istage2_mmu.stage2_tlb.read_hits 0 -system.cpu.istage2_mmu.stage2_tlb.read_misses 0 -system.cpu.istage2_mmu.stage2_tlb.write_hits 0 -system.cpu.istage2_mmu.stage2_tlb.write_misses 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.istage2_mmu.stage2_tlb.align_faults 0 -system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.hits 0 -system.cpu.istage2_mmu.stage2_tlb.misses 0 -system.cpu.istage2_mmu.stage2_tlb.accesses 0 -system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 20302000 -system.cpu.itb.walker.walks 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.itb.walker.walkRequestOrigin::total 0 -system.cpu.itb.inst_hits 0 -system.cpu.itb.inst_misses 0 -system.cpu.itb.read_hits 0 -system.cpu.itb.read_misses 0 -system.cpu.itb.write_hits 0 -system.cpu.itb.write_misses 0 -system.cpu.itb.flush_tlb 0 -system.cpu.itb.flush_tlb_mva 0 -system.cpu.itb.flush_tlb_mva_asid 0 -system.cpu.itb.flush_tlb_asid 0 -system.cpu.itb.flush_entries 0 -system.cpu.itb.align_faults 0 -system.cpu.itb.prefetch_faults 0 -system.cpu.itb.domain_faults 0 -system.cpu.itb.perms_faults 0 -system.cpu.itb.read_accesses 0 -system.cpu.itb.write_accesses 0 -system.cpu.itb.inst_accesses 0 -system.cpu.itb.hits 0 -system.cpu.itb.misses 0 -system.cpu.itb.accesses 0 -system.cpu.workload.numSyscalls 13 -system.cpu.pwrStateResidencyTicks::ON 20302000 -system.cpu.numCycles 40605 -system.cpu.numWorkItemsStarted 0 -system.cpu.numWorkItemsCompleted 0 -system.cpu.fetch.icacheStallCycles 6162 -system.cpu.fetch.Insts 11460 -system.cpu.fetch.Branches 2438 -system.cpu.fetch.predictedBranches 745 -system.cpu.fetch.Cycles 8314 -system.cpu.fetch.SquashCycles 1088 -system.cpu.fetch.MiscStallCycles 142 -system.cpu.fetch.PendingTrapStallCycles 286 -system.cpu.fetch.IcacheWaitRetryStallCycles 466 -system.cpu.fetch.CacheLines 3900 -system.cpu.fetch.IcacheSquashes 180 -system.cpu.fetch.rateDist::samples 15914 -system.cpu.fetch.rateDist::mean 0.856227 -system.cpu.fetch.rateDist::stdev 1.206589 -system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% -system.cpu.fetch.rateDist::0 9531 59.89% 59.89% -system.cpu.fetch.rateDist::1 2501 15.72% 75.61% -system.cpu.fetch.rateDist::2 521 3.27% 78.88% -system.cpu.fetch.rateDist::3 3361 21.12% 100.00% -system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% -system.cpu.fetch.rateDist::min_value 0 -system.cpu.fetch.rateDist::max_value 3 -system.cpu.fetch.rateDist::total 15914 -system.cpu.fetch.branchRate 0.060042 -system.cpu.fetch.rate 0.282231 -system.cpu.decode.IdleCycles 5816 -system.cpu.decode.BlockedCycles 4410 -system.cpu.decode.RunCycles 5171 -system.cpu.decode.UnblockCycles 132 -system.cpu.decode.SquashCycles 385 -system.cpu.decode.BranchResolved 538 -system.cpu.decode.BranchMispred 162 -system.cpu.decode.DecodedInsts 10171 -system.cpu.decode.SquashedInsts 1674 -system.cpu.rename.SquashCycles 385 -system.cpu.rename.IdleCycles 6927 -system.cpu.rename.BlockCycles 1165 -system.cpu.rename.serializeStallCycles 2515 -system.cpu.rename.RunCycles 4182 -system.cpu.rename.UnblockCycles 740 -system.cpu.rename.RenamedInsts 9091 -system.cpu.rename.SquashedInsts 462 -system.cpu.rename.ROBFullEvents 25 -system.cpu.rename.IQFullEvents 1 -system.cpu.rename.LQFullEvents 28 -system.cpu.rename.SQFullEvents 631 -system.cpu.rename.RenamedOperands 9449 -system.cpu.rename.RenameLookups 41113 -system.cpu.rename.int_rename_lookups 9997 -system.cpu.rename.fp_rename_lookups 17 -system.cpu.rename.CommittedMaps 5494 -system.cpu.rename.UndoneMaps 3955 -system.cpu.rename.serializingInsts 29 -system.cpu.rename.tempSerializingInsts 27 -system.cpu.rename.skidInsts 332 -system.cpu.memDep0.insertedLoads 1823 -system.cpu.memDep0.insertedStores 1287 -system.cpu.memDep0.conflictingLoads 1 -system.cpu.memDep0.conflictingStores 0 -system.cpu.iq.iqInstsAdded 8508 -system.cpu.iq.iqNonSpecInstsAdded 38 -system.cpu.iq.iqInstsIssued 7227 -system.cpu.iq.iqSquashedInstsIssued 183 -system.cpu.iq.iqSquashedInstsExamined 3167 -system.cpu.iq.iqSquashedOperandsExamined 8218 -system.cpu.iq.iqSquashedNonSpecRemoved 1 -system.cpu.iq.issued_per_cycle::samples 15914 -system.cpu.iq.issued_per_cycle::mean 0.454128 -system.cpu.iq.issued_per_cycle::stdev 0.844358 -system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% -system.cpu.iq.issued_per_cycle::0 11653 73.22% 73.22% -system.cpu.iq.issued_per_cycle::1 1987 12.49% 85.71% -system.cpu.iq.issued_per_cycle::2 1624 10.20% 95.92% -system.cpu.iq.issued_per_cycle::3 608 3.82% 99.74% -system.cpu.iq.issued_per_cycle::4 42 0.26% 100.00% -system.cpu.iq.issued_per_cycle::5 0 0.00% 100.00% -system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% -system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% -system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% -system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% -system.cpu.iq.issued_per_cycle::min_value 0 -system.cpu.iq.issued_per_cycle::max_value 4 -system.cpu.iq.issued_per_cycle::total 15914 -system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% -system.cpu.iq.fu_full::IntAlu 414 28.79% 28.79% -system.cpu.iq.fu_full::IntMult 0 0.00% 28.79% -system.cpu.iq.fu_full::IntDiv 0 0.00% 28.79% -system.cpu.iq.fu_full::FloatAdd 0 0.00% 28.79% -system.cpu.iq.fu_full::FloatCmp 0 0.00% 28.79% -system.cpu.iq.fu_full::FloatCvt 0 0.00% 28.79% -system.cpu.iq.fu_full::FloatMult 0 0.00% 28.79% -system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 28.79% -system.cpu.iq.fu_full::FloatDiv 0 0.00% 28.79% -system.cpu.iq.fu_full::FloatMisc 0 0.00% 28.79% -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdAdd 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdAlu 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdCmp 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdCvt 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdMisc 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdMult 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdShift 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 28.79% -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 28.79% -system.cpu.iq.fu_full::MemRead 469 32.61% 61.40% -system.cpu.iq.fu_full::MemWrite 538 37.41% 98.82% -system.cpu.iq.fu_full::FloatMemRead 0 0.00% 98.82% -system.cpu.iq.fu_full::FloatMemWrite 17 1.18% 100.00% -system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% -system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% -system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% -system.cpu.iq.FU_type_0::IntAlu 4537 62.78% 62.78% -system.cpu.iq.FU_type_0::IntMult 5 0.07% 62.85% -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 62.85% -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.85% -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.85% -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.85% -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.85% -system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 62.85% -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.85% -system.cpu.iq.FU_type_0::FloatMisc 0 0.00% 62.85% -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.85% -system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.04% 62.89% -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.89% -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.89% -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.89% -system.cpu.iq.FU_type_0::MemRead 1601 22.15% 85.04% -system.cpu.iq.FU_type_0::MemWrite 1065 14.74% 99.78% -system.cpu.iq.FU_type_0::FloatMemRead 0 0.00% 99.78% -system.cpu.iq.FU_type_0::FloatMemWrite 16 0.22% 100.00% -system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% -system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% -system.cpu.iq.FU_type_0::total 7227 -system.cpu.iq.rate 0.177983 -system.cpu.iq.fu_busy_cnt 1438 -system.cpu.iq.fu_busy_rate 0.198976 -system.cpu.iq.int_inst_queue_reads 31940 -system.cpu.iq.int_inst_queue_writes 11704 -system.cpu.iq.int_inst_queue_wakeup_accesses 6623 -system.cpu.iq.fp_inst_queue_reads 49 -system.cpu.iq.fp_inst_queue_writes 16 -system.cpu.iq.fp_inst_queue_wakeup_accesses 16 -system.cpu.iq.int_alu_accesses 8632 -system.cpu.iq.fp_alu_accesses 33 -system.cpu.iew.lsq.thread0.forwLoads 12 -system.cpu.iew.lsq.thread0.invAddrLoads 0 -system.cpu.iew.lsq.thread0.squashedLoads 796 -system.cpu.iew.lsq.thread0.ignoredResponses 0 -system.cpu.iew.lsq.thread0.memOrderViolation 7 -system.cpu.iew.lsq.thread0.squashedStores 349 -system.cpu.iew.lsq.thread0.invAddrSwpfs 0 -system.cpu.iew.lsq.thread0.blockedLoads 0 -system.cpu.iew.lsq.thread0.rescheduledLoads 7 -system.cpu.iew.lsq.thread0.cacheBlocked 18 -system.cpu.iew.iewIdleCycles 0 -system.cpu.iew.iewSquashCycles 385 -system.cpu.iew.iewBlockCycles 345 -system.cpu.iew.iewUnblockCycles 11 -system.cpu.iew.iewDispatchedInsts 8559 -system.cpu.iew.iewDispSquashedInsts 0 -system.cpu.iew.iewDispLoadInsts 1823 -system.cpu.iew.iewDispStoreInsts 1287 -system.cpu.iew.iewDispNonSpecInsts 26 -system.cpu.iew.iewIQFullEvents 3 -system.cpu.iew.iewLSQFullEvents 6 -system.cpu.iew.memOrderViolationEvents 7 -system.cpu.iew.predictedTakenIncorrect 60 -system.cpu.iew.predictedNotTakenIncorrect 320 -system.cpu.iew.branchMispredicts 380 -system.cpu.iew.iewExecutedInsts 6823 -system.cpu.iew.iewExecLoadInsts 1419 -system.cpu.iew.iewExecSquashedInsts 404 -system.cpu.iew.exec_swp 0 -system.cpu.iew.exec_nop 13 -system.cpu.iew.exec_refs 2443 -system.cpu.iew.exec_branches 1299 -system.cpu.iew.exec_stores 1024 -system.cpu.iew.exec_rate 0.168033 -system.cpu.iew.wb_sent 6684 -system.cpu.iew.wb_count 6639 -system.cpu.iew.wb_producers 2983 -system.cpu.iew.wb_consumers 5430 -system.cpu.iew.wb_rate 0.163502 -system.cpu.iew.wb_fanout 0.549355 -system.cpu.commit.commitSquashedInsts 2701 -system.cpu.commit.commitNonSpecStalls 37 -system.cpu.commit.branchMispredicts 364 -system.cpu.commit.committed_per_cycle::samples 15346 -system.cpu.commit.committed_per_cycle::mean 0.350450 -system.cpu.commit.committed_per_cycle::stdev 0.989791 -system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% -system.cpu.commit.committed_per_cycle::0 12681 82.63% 82.63% -system.cpu.commit.committed_per_cycle::1 1400 9.12% 91.76% -system.cpu.commit.committed_per_cycle::2 606 3.95% 95.71% -system.cpu.commit.committed_per_cycle::3 298 1.94% 97.65% -system.cpu.commit.committed_per_cycle::4 165 1.08% 98.72% -system.cpu.commit.committed_per_cycle::5 80 0.52% 99.24% -system.cpu.commit.committed_per_cycle::6 44 0.29% 99.53% -system.cpu.commit.committed_per_cycle::7 28 0.18% 99.71% -system.cpu.commit.committed_per_cycle::8 44 0.29% 100.00% -system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% -system.cpu.commit.committed_per_cycle::min_value 0 -system.cpu.commit.committed_per_cycle::max_value 8 -system.cpu.commit.committed_per_cycle::total 15346 -system.cpu.commit.committedInsts 4592 -system.cpu.commit.committedOps 5378 -system.cpu.commit.swp_count 0 -system.cpu.commit.refs 1965 -system.cpu.commit.loads 1027 -system.cpu.commit.membars 12 -system.cpu.commit.branches 1008 -system.cpu.commit.fp_insts 16 -system.cpu.commit.int_insts 4624 -system.cpu.commit.function_calls 82 -system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% -system.cpu.commit.op_class_0::IntAlu 3406 63.33% 63.33% -system.cpu.commit.op_class_0::IntMult 4 0.07% 63.41% -system.cpu.commit.op_class_0::IntDiv 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatAdd 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatMult 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatMisc 0 0.00% 63.41% -system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdMult 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdShift 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.41% -system.cpu.commit.op_class_0::SimdFloatMisc 3 0.06% 63.46% -system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.46% -system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.46% -system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.46% -system.cpu.commit.op_class_0::MemRead 1027 19.10% 82.56% -system.cpu.commit.op_class_0::MemWrite 922 17.14% 99.70% -system.cpu.commit.op_class_0::FloatMemRead 0 0.00% 99.70% -system.cpu.commit.op_class_0::FloatMemWrite 16 0.30% 100.00% -system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% -system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% -system.cpu.commit.op_class_0::total 5378 -system.cpu.commit.bw_lim_events 44 -system.cpu.rob.rob_reads 23224 -system.cpu.rob.rob_writes 16730 -system.cpu.timesIdled 212 -system.cpu.idleCycles 24691 -system.cpu.committedInsts 4592 -system.cpu.committedOps 5378 -system.cpu.cpi 8.842552 -system.cpu.cpi_total 8.842552 -system.cpu.ipc 0.113090 -system.cpu.ipc_total 0.113090 -system.cpu.int_regfile_reads 6850 -system.cpu.int_regfile_writes 3795 -system.cpu.fp_regfile_reads 16 -system.cpu.cc_regfile_reads 24229 -system.cpu.cc_regfile_writes 2927 -system.cpu.misc_regfile_reads 2559 -system.cpu.misc_regfile_writes 24 -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 20302000 -system.cpu.dcache.tags.replacements 1 -system.cpu.dcache.tags.tagsinuse 84.085192 -system.cpu.dcache.tags.total_refs 1923 -system.cpu.dcache.tags.sampled_refs 143 -system.cpu.dcache.tags.avg_refs 13.447552 -system.cpu.dcache.tags.warmup_cycle 0 -system.cpu.dcache.tags.occ_blocks::cpu.data 84.085192 -system.cpu.dcache.tags.occ_percent::cpu.data 0.164229 -system.cpu.dcache.tags.occ_percent::total 0.164229 -system.cpu.dcache.tags.occ_task_id_blocks::1024 142 -system.cpu.dcache.tags.age_task_id_blocks_1024::0 52 -system.cpu.dcache.tags.age_task_id_blocks_1024::1 90 -system.cpu.dcache.tags.occ_task_id_percent::1024 0.277344 -system.cpu.dcache.tags.tag_accesses 4715 -system.cpu.dcache.tags.data_accesses 4715 -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 20302000 -system.cpu.dcache.ReadReq_hits::cpu.data 1181 -system.cpu.dcache.ReadReq_hits::total 1181 -system.cpu.dcache.WriteReq_hits::cpu.data 722 -system.cpu.dcache.WriteReq_hits::total 722 -system.cpu.dcache.LoadLockedReq_hits::cpu.data 9 -system.cpu.dcache.LoadLockedReq_hits::total 9 -system.cpu.dcache.StoreCondReq_hits::cpu.data 11 -system.cpu.dcache.StoreCondReq_hits::total 11 -system.cpu.dcache.demand_hits::cpu.data 1903 -system.cpu.dcache.demand_hits::total 1903 -system.cpu.dcache.overall_hits::cpu.data 1903 -system.cpu.dcache.overall_hits::total 1903 -system.cpu.dcache.ReadReq_misses::cpu.data 170 -system.cpu.dcache.ReadReq_misses::total 170 -system.cpu.dcache.WriteReq_misses::cpu.data 191 -system.cpu.dcache.WriteReq_misses::total 191 -system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 -system.cpu.dcache.LoadLockedReq_misses::total 2 -system.cpu.dcache.demand_misses::cpu.data 361 -system.cpu.dcache.demand_misses::total 361 -system.cpu.dcache.overall_misses::cpu.data 361 -system.cpu.dcache.overall_misses::total 361 -system.cpu.dcache.ReadReq_miss_latency::cpu.data 12060000 -system.cpu.dcache.ReadReq_miss_latency::total 12060000 -system.cpu.dcache.WriteReq_miss_latency::cpu.data 8016500 -system.cpu.dcache.WriteReq_miss_latency::total 8016500 -system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 139000 -system.cpu.dcache.LoadLockedReq_miss_latency::total 139000 -system.cpu.dcache.demand_miss_latency::cpu.data 20076500 -system.cpu.dcache.demand_miss_latency::total 20076500 -system.cpu.dcache.overall_miss_latency::cpu.data 20076500 -system.cpu.dcache.overall_miss_latency::total 20076500 -system.cpu.dcache.ReadReq_accesses::cpu.data 1351 -system.cpu.dcache.ReadReq_accesses::total 1351 -system.cpu.dcache.WriteReq_accesses::cpu.data 913 -system.cpu.dcache.WriteReq_accesses::total 913 -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 11 -system.cpu.dcache.LoadLockedReq_accesses::total 11 -system.cpu.dcache.StoreCondReq_accesses::cpu.data 11 -system.cpu.dcache.StoreCondReq_accesses::total 11 -system.cpu.dcache.demand_accesses::cpu.data 2264 -system.cpu.dcache.demand_accesses::total 2264 -system.cpu.dcache.overall_accesses::cpu.data 2264 -system.cpu.dcache.overall_accesses::total 2264 -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.125833 -system.cpu.dcache.ReadReq_miss_rate::total 0.125833 -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.209200 -system.cpu.dcache.WriteReq_miss_rate::total 0.209200 -system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.181818 -system.cpu.dcache.LoadLockedReq_miss_rate::total 0.181818 -system.cpu.dcache.demand_miss_rate::cpu.data 0.159452 -system.cpu.dcache.demand_miss_rate::total 0.159452 -system.cpu.dcache.overall_miss_rate::cpu.data 0.159452 -system.cpu.dcache.overall_miss_rate::total 0.159452 -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70941.176471 -system.cpu.dcache.ReadReq_avg_miss_latency::total 70941.176471 -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 41971.204188 -system.cpu.dcache.WriteReq_avg_miss_latency::total 41971.204188 -system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 69500 -system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 69500 -system.cpu.dcache.demand_avg_miss_latency::cpu.data 55613.573407 -system.cpu.dcache.demand_avg_miss_latency::total 55613.573407 -system.cpu.dcache.overall_avg_miss_latency::cpu.data 55613.573407 -system.cpu.dcache.overall_avg_miss_latency::total 55613.573407 -system.cpu.dcache.blocked_cycles::no_mshrs 0 -system.cpu.dcache.blocked_cycles::no_targets 853 -system.cpu.dcache.blocked::no_mshrs 0 -system.cpu.dcache.blocked::no_targets 18 -system.cpu.dcache.avg_blocked_cycles::no_mshrs nan -system.cpu.dcache.avg_blocked_cycles::no_targets 47.388889 -system.cpu.dcache.writebacks::writebacks 1 -system.cpu.dcache.writebacks::total 1 -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 67 -system.cpu.dcache.ReadReq_mshr_hits::total 67 -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 150 -system.cpu.dcache.WriteReq_mshr_hits::total 150 -system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 -system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 -system.cpu.dcache.demand_mshr_hits::cpu.data 217 -system.cpu.dcache.demand_mshr_hits::total 217 -system.cpu.dcache.overall_mshr_hits::cpu.data 217 -system.cpu.dcache.overall_mshr_hits::total 217 -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 103 -system.cpu.dcache.ReadReq_mshr_misses::total 103 -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 41 -system.cpu.dcache.WriteReq_mshr_misses::total 41 -system.cpu.dcache.demand_mshr_misses::cpu.data 144 -system.cpu.dcache.demand_mshr_misses::total 144 -system.cpu.dcache.overall_mshr_misses::cpu.data 144 -system.cpu.dcache.overall_mshr_misses::total 144 -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7989500 -system.cpu.dcache.ReadReq_mshr_miss_latency::total 7989500 -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2594500 -system.cpu.dcache.WriteReq_mshr_miss_latency::total 2594500 -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 10584000 -system.cpu.dcache.demand_mshr_miss_latency::total 10584000 -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 10584000 -system.cpu.dcache.overall_mshr_miss_latency::total 10584000 -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.076240 -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.076240 -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.044907 -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.044907 -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063604 -system.cpu.dcache.demand_mshr_miss_rate::total 0.063604 -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063604 -system.cpu.dcache.overall_mshr_miss_rate::total 0.063604 -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 77567.961165 -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77567.961165 -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 63280.487805 -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 63280.487805 -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 73500 -system.cpu.dcache.demand_avg_mshr_miss_latency::total 73500 -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 73500 -system.cpu.dcache.overall_avg_mshr_miss_latency::total 73500 -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 20302000 -system.cpu.icache.tags.replacements 44 -system.cpu.icache.tags.tagsinuse 137.523624 -system.cpu.icache.tags.total_refs 3532 -system.cpu.icache.tags.sampled_refs 299 -system.cpu.icache.tags.avg_refs 11.812709 -system.cpu.icache.tags.warmup_cycle 0 -system.cpu.icache.tags.occ_blocks::cpu.inst 137.523624 -system.cpu.icache.tags.occ_percent::cpu.inst 0.268601 -system.cpu.icache.tags.occ_percent::total 0.268601 -system.cpu.icache.tags.occ_task_id_blocks::1024 255 -system.cpu.icache.tags.age_task_id_blocks_1024::0 145 -system.cpu.icache.tags.age_task_id_blocks_1024::1 110 -system.cpu.icache.tags.occ_task_id_percent::1024 0.498047 -system.cpu.icache.tags.tag_accesses 8095 -system.cpu.icache.tags.data_accesses 8095 -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 20302000 -system.cpu.icache.ReadReq_hits::cpu.inst 3532 -system.cpu.icache.ReadReq_hits::total 3532 -system.cpu.icache.demand_hits::cpu.inst 3532 -system.cpu.icache.demand_hits::total 3532 -system.cpu.icache.overall_hits::cpu.inst 3532 -system.cpu.icache.overall_hits::total 3532 -system.cpu.icache.ReadReq_misses::cpu.inst 366 -system.cpu.icache.ReadReq_misses::total 366 -system.cpu.icache.demand_misses::cpu.inst 366 -system.cpu.icache.demand_misses::total 366 -system.cpu.icache.overall_misses::cpu.inst 366 -system.cpu.icache.overall_misses::total 366 -system.cpu.icache.ReadReq_miss_latency::cpu.inst 25091490 -system.cpu.icache.ReadReq_miss_latency::total 25091490 -system.cpu.icache.demand_miss_latency::cpu.inst 25091490 -system.cpu.icache.demand_miss_latency::total 25091490 -system.cpu.icache.overall_miss_latency::cpu.inst 25091490 -system.cpu.icache.overall_miss_latency::total 25091490 -system.cpu.icache.ReadReq_accesses::cpu.inst 3898 -system.cpu.icache.ReadReq_accesses::total 3898 -system.cpu.icache.demand_accesses::cpu.inst 3898 -system.cpu.icache.demand_accesses::total 3898 -system.cpu.icache.overall_accesses::cpu.inst 3898 -system.cpu.icache.overall_accesses::total 3898 -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.093894 -system.cpu.icache.ReadReq_miss_rate::total 0.093894 -system.cpu.icache.demand_miss_rate::cpu.inst 0.093894 -system.cpu.icache.demand_miss_rate::total 0.093894 -system.cpu.icache.overall_miss_rate::cpu.inst 0.093894 -system.cpu.icache.overall_miss_rate::total 0.093894 -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 68555.983607 -system.cpu.icache.ReadReq_avg_miss_latency::total 68555.983607 -system.cpu.icache.demand_avg_miss_latency::cpu.inst 68555.983607 -system.cpu.icache.demand_avg_miss_latency::total 68555.983607 -system.cpu.icache.overall_avg_miss_latency::cpu.inst 68555.983607 -system.cpu.icache.overall_avg_miss_latency::total 68555.983607 -system.cpu.icache.blocked_cycles::no_mshrs 9833 -system.cpu.icache.blocked_cycles::no_targets 47 -system.cpu.icache.blocked::no_mshrs 97 -system.cpu.icache.blocked::no_targets 1 -system.cpu.icache.avg_blocked_cycles::no_mshrs 101.371134 -system.cpu.icache.avg_blocked_cycles::no_targets 47 -system.cpu.icache.writebacks::writebacks 44 -system.cpu.icache.writebacks::total 44 -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 67 -system.cpu.icache.ReadReq_mshr_hits::total 67 -system.cpu.icache.demand_mshr_hits::cpu.inst 67 -system.cpu.icache.demand_mshr_hits::total 67 -system.cpu.icache.overall_mshr_hits::cpu.inst 67 -system.cpu.icache.overall_mshr_hits::total 67 -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 299 -system.cpu.icache.ReadReq_mshr_misses::total 299 -system.cpu.icache.demand_mshr_misses::cpu.inst 299 -system.cpu.icache.demand_mshr_misses::total 299 -system.cpu.icache.overall_mshr_misses::cpu.inst 299 -system.cpu.icache.overall_mshr_misses::total 299 -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 22025990 -system.cpu.icache.ReadReq_mshr_miss_latency::total 22025990 -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 22025990 -system.cpu.icache.demand_mshr_miss_latency::total 22025990 -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 22025990 -system.cpu.icache.overall_mshr_miss_latency::total 22025990 -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.076706 -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.076706 -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.076706 -system.cpu.icache.demand_mshr_miss_rate::total 0.076706 -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.076706 -system.cpu.icache.overall_mshr_miss_rate::total 0.076706 -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 73665.518395 -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73665.518395 -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 73665.518395 -system.cpu.icache.demand_avg_mshr_miss_latency::total 73665.518395 -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 73665.518395 -system.cpu.icache.overall_avg_mshr_miss_latency::total 73665.518395 -system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 20302000 -system.cpu.l2cache.prefetcher.num_hwpf_issued 112 -system.cpu.l2cache.prefetcher.pfIdentified 112 -system.cpu.l2cache.prefetcher.pfBufferHit 0 -system.cpu.l2cache.prefetcher.pfInCache 0 -system.cpu.l2cache.prefetcher.pfRemovedFull 0 -system.cpu.l2cache.prefetcher.pfSpanPage 0 -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 20302000 -system.cpu.l2cache.tags.replacements 0 -system.cpu.l2cache.tags.tagsinuse 17.362749 -system.cpu.l2cache.tags.total_refs 3 -system.cpu.l2cache.tags.sampled_refs 41 -system.cpu.l2cache.tags.avg_refs 0.073171 -system.cpu.l2cache.tags.warmup_cycle 0 -system.cpu.l2cache.tags.occ_blocks::writebacks 9.237342 -system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 8.125407 -system.cpu.l2cache.tags.occ_percent::writebacks 0.000564 -system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.000496 -system.cpu.l2cache.tags.occ_percent::total 0.001060 -system.cpu.l2cache.tags.occ_task_id_blocks::1022 13 -system.cpu.l2cache.tags.occ_task_id_blocks::1024 28 -system.cpu.l2cache.tags.age_task_id_blocks_1022::0 8 -system.cpu.l2cache.tags.age_task_id_blocks_1022::1 5 -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 23 -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 5 -system.cpu.l2cache.tags.occ_task_id_percent::1022 0.000793 -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.001709 -system.cpu.l2cache.tags.tag_accesses 7676 -system.cpu.l2cache.tags.data_accesses 7676 -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 20302000 -system.cpu.l2cache.WritebackClean_hits::writebacks 33 -system.cpu.l2cache.WritebackClean_hits::total 33 -system.cpu.l2cache.ReadExReq_hits::cpu.data 11 -system.cpu.l2cache.ReadExReq_hits::total 11 -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 8 -system.cpu.l2cache.ReadCleanReq_hits::total 8 -system.cpu.l2cache.demand_hits::cpu.inst 8 -system.cpu.l2cache.demand_hits::cpu.data 11 -system.cpu.l2cache.demand_hits::total 19 -system.cpu.l2cache.overall_hits::cpu.inst 8 -system.cpu.l2cache.overall_hits::cpu.data 11 -system.cpu.l2cache.overall_hits::total 19 -system.cpu.l2cache.ReadExReq_misses::cpu.data 30 -system.cpu.l2cache.ReadExReq_misses::total 30 -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 291 -system.cpu.l2cache.ReadCleanReq_misses::total 291 -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 103 -system.cpu.l2cache.ReadSharedReq_misses::total 103 -system.cpu.l2cache.demand_misses::cpu.inst 291 -system.cpu.l2cache.demand_misses::cpu.data 133 -system.cpu.l2cache.demand_misses::total 424 -system.cpu.l2cache.overall_misses::cpu.inst 291 -system.cpu.l2cache.overall_misses::cpu.data 133 -system.cpu.l2cache.overall_misses::total 424 -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2460000 -system.cpu.l2cache.ReadExReq_miss_latency::total 2460000 -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 21666500 -system.cpu.l2cache.ReadCleanReq_miss_latency::total 21666500 -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7828000 -system.cpu.l2cache.ReadSharedReq_miss_latency::total 7828000 -system.cpu.l2cache.demand_miss_latency::cpu.inst 21666500 -system.cpu.l2cache.demand_miss_latency::cpu.data 10288000 -system.cpu.l2cache.demand_miss_latency::total 31954500 -system.cpu.l2cache.overall_miss_latency::cpu.inst 21666500 -system.cpu.l2cache.overall_miss_latency::cpu.data 10288000 -system.cpu.l2cache.overall_miss_latency::total 31954500 -system.cpu.l2cache.WritebackClean_accesses::writebacks 33 -system.cpu.l2cache.WritebackClean_accesses::total 33 -system.cpu.l2cache.ReadExReq_accesses::cpu.data 41 -system.cpu.l2cache.ReadExReq_accesses::total 41 -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 299 -system.cpu.l2cache.ReadCleanReq_accesses::total 299 -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 103 -system.cpu.l2cache.ReadSharedReq_accesses::total 103 -system.cpu.l2cache.demand_accesses::cpu.inst 299 -system.cpu.l2cache.demand_accesses::cpu.data 144 -system.cpu.l2cache.demand_accesses::total 443 -system.cpu.l2cache.overall_accesses::cpu.inst 299 -system.cpu.l2cache.overall_accesses::cpu.data 144 -system.cpu.l2cache.overall_accesses::total 443 -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.731707 -system.cpu.l2cache.ReadExReq_miss_rate::total 0.731707 -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.973244 -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.973244 -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 -system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.973244 -system.cpu.l2cache.demand_miss_rate::cpu.data 0.923611 -system.cpu.l2cache.demand_miss_rate::total 0.957111 -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.973244 -system.cpu.l2cache.overall_miss_rate::cpu.data 0.923611 -system.cpu.l2cache.overall_miss_rate::total 0.957111 -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 82000 -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 82000 -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 74455.326460 -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 74455.326460 -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 76000 -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 76000 -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74455.326460 -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 77353.383459 -system.cpu.l2cache.demand_avg_miss_latency::total 75364.386792 -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74455.326460 -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 77353.383459 -system.cpu.l2cache.overall_avg_miss_latency::total 75364.386792 -system.cpu.l2cache.blocked_cycles::no_mshrs 0 -system.cpu.l2cache.blocked_cycles::no_targets 0 -system.cpu.l2cache.blocked::no_mshrs 0 -system.cpu.l2cache.blocked::no_targets 0 -system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan -system.cpu.l2cache.avg_blocked_cycles::no_targets nan -system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 1 -system.cpu.l2cache.ReadCleanReq_mshr_hits::total 1 -system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 5 -system.cpu.l2cache.ReadSharedReq_mshr_hits::total 5 -system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 -system.cpu.l2cache.demand_mshr_hits::cpu.data 5 -system.cpu.l2cache.demand_mshr_hits::total 6 -system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 -system.cpu.l2cache.overall_mshr_hits::cpu.data 5 -system.cpu.l2cache.overall_mshr_hits::total 6 -system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 53 -system.cpu.l2cache.HardPFReq_mshr_misses::total 53 -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 30 -system.cpu.l2cache.ReadExReq_mshr_misses::total 30 -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 290 -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 290 -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 98 -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 98 -system.cpu.l2cache.demand_mshr_misses::cpu.inst 290 -system.cpu.l2cache.demand_mshr_misses::cpu.data 128 -system.cpu.l2cache.demand_mshr_misses::total 418 -system.cpu.l2cache.overall_mshr_misses::cpu.inst 290 -system.cpu.l2cache.overall_mshr_misses::cpu.data 128 -system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 53 -system.cpu.l2cache.overall_mshr_misses::total 471 -system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 1766926 -system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 1766926 -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2280000 -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2280000 -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 19864000 -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 19864000 -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6912500 -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 6912500 -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 19864000 -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9192500 -system.cpu.l2cache.demand_mshr_miss_latency::total 29056500 -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 19864000 -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9192500 -system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 1766926 -system.cpu.l2cache.overall_mshr_miss_latency::total 30823426 -system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf -system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.731707 -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.731707 -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.969900 -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.969900 -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.951456 -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.951456 -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.969900 -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.888889 -system.cpu.l2cache.demand_mshr_miss_rate::total 0.943567 -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.969900 -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.888889 -system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf -system.cpu.l2cache.overall_mshr_miss_rate::total 1.063205 -system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 33338.226415 -system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 33338.226415 -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 76000 -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 76000 -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 68496.551724 -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 68496.551724 -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70535.714286 -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70535.714286 -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 68496.551724 -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71816.406250 -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69513.157895 -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 68496.551724 -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71816.406250 -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 33338.226415 -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 65442.518047 -system.cpu.toL2Bus.snoop_filter.tot_requests 488 -system.cpu.toL2Bus.snoop_filter.hit_single_requests 74 -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 12 -system.cpu.toL2Bus.snoop_filter.tot_snoops 26 -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 24 -system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 2 -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 20302000 -system.cpu.toL2Bus.trans_dist::ReadResp 401 -system.cpu.toL2Bus.trans_dist::WritebackClean 45 -system.cpu.toL2Bus.trans_dist::HardPFReq 69 -system.cpu.toL2Bus.trans_dist::ReadExReq 41 -system.cpu.toL2Bus.trans_dist::ReadExResp 41 -system.cpu.toL2Bus.trans_dist::ReadCleanReq 299 -system.cpu.toL2Bus.trans_dist::ReadSharedReq 103 -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 642 -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 288 -system.cpu.toL2Bus.pkt_count::total 930 -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 21952 -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9216 -system.cpu.toL2Bus.pkt_size::total 31168 -system.cpu.toL2Bus.snoops 69 -system.cpu.toL2Bus.snoopTraffic 0 -system.cpu.toL2Bus.snoop_fanout::samples 512 -system.cpu.toL2Bus.snoop_fanout::mean 0.134766 -system.cpu.toL2Bus.snoop_fanout::stdev 0.353072 -system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% -system.cpu.toL2Bus.snoop_fanout::0 445 86.91% 86.91% -system.cpu.toL2Bus.snoop_fanout::1 65 12.70% 99.61% -system.cpu.toL2Bus.snoop_fanout::2 2 0.39% 100.00% -system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% -system.cpu.toL2Bus.snoop_fanout::min_value 0 -system.cpu.toL2Bus.snoop_fanout::max_value 2 -system.cpu.toL2Bus.snoop_fanout::total 512 -system.cpu.toL2Bus.reqLayer0.occupancy 289000 -system.cpu.toL2Bus.reqLayer0.utilization 1.4 -system.cpu.toL2Bus.respLayer0.occupancy 448999 -system.cpu.toL2Bus.respLayer0.utilization 2.2 -system.cpu.toL2Bus.respLayer1.occupancy 216995 -system.cpu.toL2Bus.respLayer1.utilization 1.1 -system.membus.snoop_filter.tot_requests 445 -system.membus.snoop_filter.hit_single_requests 35 -system.membus.snoop_filter.hit_multi_requests 0 -system.membus.snoop_filter.tot_snoops 0 -system.membus.snoop_filter.hit_single_snoops 0 -system.membus.snoop_filter.hit_multi_snoops 0 -system.membus.pwrStateResidencyTicks::UNDEFINED 20302000 -system.membus.trans_dist::ReadResp 414 -system.membus.trans_dist::ReadExReq 30 -system.membus.trans_dist::ReadExResp 30 -system.membus.trans_dist::ReadSharedReq 415 -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 889 -system.membus.pkt_count::total 889 -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 28416 -system.membus.pkt_size::total 28416 -system.membus.snoops 0 -system.membus.snoopTraffic 0 -system.membus.snoop_fanout::samples 445 -system.membus.snoop_fanout::mean 0 -system.membus.snoop_fanout::stdev 0 -system.membus.snoop_fanout::underflows 0 0.00% 0.00% -system.membus.snoop_fanout::0 445 100.00% 100.00% -system.membus.snoop_fanout::1 0 0.00% 100.00% -system.membus.snoop_fanout::overflows 0 0.00% 100.00% -system.membus.snoop_fanout::min_value 0 -system.membus.snoop_fanout::max_value 0 -system.membus.snoop_fanout::total 445 -system.membus.reqLayer0.occupancy 554444 -system.membus.reqLayer0.utilization 2.7 -system.membus.respLayer1.occupancy 2338250 -system.membus.respLayer1.utilization 11.5 - ----------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/config.ini b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/config.ini deleted file mode 100644 index 3b9285ab6..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/config.ini +++ /dev/null @@ -1,502 +0,0 @@ -[root] -type=Root -children=system -eventq_index=0 -full_system=false -sim_quantum=0 -time_sync_enable=false -time_sync_period=100000000000 -time_sync_spin_threshold=100000000 - -[system] -type=System -children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain -boot_osflags=a -cache_line_size=64 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -exit_on_work_items=false -init_param=0 -kernel= -kernel_addr_check=true -load_addr_mask=1099511627775 -load_offset=0 -mem_mode=atomic -mem_ranges= -memories=system.physmem -mmap_using_noreserve=false -multi_thread=false -num_work_ids=16 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -readfile= -symbolfile= -thermal_components= -thermal_model=Null -work_begin_ckpt_count=0 -work_begin_cpu_id_exit=-1 -work_begin_exit_count=0 -work_cpus_ckpt_count=0 -work_end_ckpt_count=0 -work_end_exit_count=0 -work_item_id=-1 -system_port=system.membus.slave[0] - -[system.clk_domain] -type=SrcClockDomain -clock=1000 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.cpu] -type=AtomicSimpleCPU -children=checker dstage2_mmu dtb interrupts isa istage2_mmu itb tracer workload -branchPred=Null -checker=system.cpu.checker -clk_domain=system.cpu_clk_domain -cpu_id=0 -default_p_state=UNDEFINED -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu.dstage2_mmu -dtb=system.cpu.dtb -eventq_index=0 -fastmem=false -function_trace=false -function_trace_start=0 -interrupts=system.cpu.interrupts -isa=system.cpu.isa -istage2_mmu=system.cpu.istage2_mmu -itb=system.cpu.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -profile=0 -progress_interval=0 -simpoint_start_insts= -simulate_data_stalls=false -simulate_inst_stalls=false -socket_id=0 -switched_out=false -syscallRetryLatency=10000 -system=system -tracer=system.cpu.tracer -width=1 -workload=system.cpu.workload -dcache_port=system.membus.slave[2] -icache_port=system.membus.slave[1] - -[system.cpu.checker] -type=DummyChecker -children=dstage2_mmu dtb isa istage2_mmu itb tracer -checker=Null -clk_domain=system.cpu_clk_domain -cpu_id=-1 -default_p_state=UNDEFINED -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu.checker.dstage2_mmu -dtb=system.cpu.checker.dtb -eventq_index=0 -exitOnError=false -function_trace=false -function_trace_start=0 -interrupts= -isa=system.cpu.checker.isa -istage2_mmu=system.cpu.checker.istage2_mmu -itb=system.cpu.checker.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -profile=0 -progress_interval=0 -simpoint_start_insts= -socket_id=0 -switched_out=false -syscallRetryLatency=10000 -system=system -tracer=system.cpu.checker.tracer -updateOnError=false -warnOnlyOnLoadError=true -workload=system.cpu.workload - -[system.cpu.checker.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.checker.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.checker.dtb - -[system.cpu.checker.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.checker.dstage2_mmu.stage2_tlb.walker - -[system.cpu.checker.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.checker.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.checker.dtb.walker - -[system.cpu.checker.dtb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.checker.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -midr=1091551472 -pmu=Null -system=system - -[system.cpu.checker.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.checker.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.checker.itb - -[system.cpu.checker.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.checker.istage2_mmu.stage2_tlb.walker - -[system.cpu.checker.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.checker.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.checker.itb.walker - -[system.cpu.checker.itb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.checker.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.dtb - -[system.cpu.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.dstage2_mmu.stage2_tlb.walker - -[system.cpu.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.dtb.walker - -[system.cpu.dtb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.membus.slave[4] - -[system.cpu.interrupts] -type=ArmInterrupts -eventq_index=0 - -[system.cpu.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -midr=1091551472 -pmu=Null -system=system - -[system.cpu.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.itb - -[system.cpu.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.istage2_mmu.stage2_tlb.walker - -[system.cpu.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.itb.walker - -[system.cpu.itb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.membus.slave[3] - -[system.cpu.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu.workload] -type=Process -cmd=hello -cwd= -drivers= -egid=100 -env= -errout=cerr -euid=100 -eventq_index=0 -executable=/usr/local/google/home/gabeblack/gem5/dist/m5/regression/test-progs/hello/bin/arm/linux/hello -gid=100 -input=cin -kvmInSE=false -maxStackSize=67108864 -output=cout -pgid=100 -pid=100 -ppid=0 -simpoint=0 -system=system -uid=100 -useArchPT=false - -[system.cpu_clk_domain] -type=SrcClockDomain -clock=500 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.dvfs_handler] -type=DVFSHandler -domains= -enable=false -eventq_index=0 -sys_clk_domain=system.clk_domain -transition_latency=100000000 - -[system.membus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=4 -frontend_latency=3 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=true -power_model=Null -response_latency=2 -snoop_filter=system.membus.snoop_filter -snoop_response_latency=4 -system=system -use_default_range=false -width=16 -master=system.physmem.port -slave=system.system_port system.cpu.icache_port system.cpu.dcache_port system.cpu.itb.walker.port system.cpu.dtb.walker.port - -[system.membus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=1 -max_capacity=8388608 -system=system - -[system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clk_domain=system.clk_domain -conf_table_reported=true -default_p_state=UNDEFINED -eventq_index=0 -in_addr_map=true -kvm_map=true -latency=30000 -latency_var=0 -null=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -range=0:134217727:0:0:0:0 -port=system.membus.master[0] - -[system.voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=1.000000 - diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/simerr b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/simerr deleted file mode 100755 index d46032821..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/simerr +++ /dev/null @@ -1,4 +0,0 @@ -warn: Sockets disabled, not accepting gdb connections -warn: ClockedObject: More than one power state change request encountered within the same simulation tick -warn: ClockedObject: More than one power state change request encountered within the same simulation tick -info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/simout b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/simout deleted file mode 100755 index 6f0847911..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/simout +++ /dev/null @@ -1,13 +0,0 @@ -Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/simple-atomic-dummychecker/simout -Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/simple-atomic-dummychecker/simerr -gem5 Simulator System. http://gem5.org -gem5 is copyrighted software; use the --copyright option for details. - -gem5 compiled Apr 3 2017 17:55:48 -gem5 started Apr 3 2017 17:56:13 -gem5 executing on gabeblack-desktop.mtv.corp.google.com, pid 54232 -command line: /usr/local/google/home/gabeblack/gem5/gem5-public/build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/simple-atomic-dummychecker --stats-file 'text://stats.txt?desc=False' -re /usr/local/google/home/gabeblack/gem5/gem5-public/tests/testing/../run.py quick/se/00.hello/arm/linux/simple-atomic-dummychecker - -Global frequency set at 1000000000000 ticks per second -Hello world! -Exiting @ tick 2695000 because exiting with last active thread context diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt deleted file mode 100644 index d2c8b968b..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic-dummychecker/stats.txt +++ /dev/null @@ -1,384 +0,0 @@ - ----------- Begin Simulation Statistics ---------- -sim_seconds 0.000003 -sim_ticks 2695000 -final_tick 2695000 -sim_freq 1000000000000 -host_inst_rate 413531 -host_op_rate 483368 -host_tick_rate 241807981 -host_mem_usage 270560 -host_seconds 0.01 -sim_insts 4592 -sim_ops 5378 -system.voltage_domain.voltage 1 -system.clk_domain.clock 1000 -system.physmem.pwrStateResidencyTicks::UNDEFINED 2695000 -system.physmem.bytes_read::cpu.inst 18420 -system.physmem.bytes_read::cpu.data 4491 -system.physmem.bytes_read::total 22911 -system.physmem.bytes_inst_read::cpu.inst 18420 -system.physmem.bytes_inst_read::total 18420 -system.physmem.bytes_written::cpu.data 3648 -system.physmem.bytes_written::total 3648 -system.physmem.num_reads::cpu.inst 4605 -system.physmem.num_reads::cpu.data 1003 -system.physmem.num_reads::total 5608 -system.physmem.num_writes::cpu.data 924 -system.physmem.num_writes::total 924 -system.physmem.bw_read::cpu.inst 6834879406 -system.physmem.bw_read::cpu.data 1666419295 -system.physmem.bw_read::total 8501298701 -system.physmem.bw_inst_read::cpu.inst 6834879406 -system.physmem.bw_inst_read::total 6834879406 -system.physmem.bw_write::cpu.data 1353617811 -system.physmem.bw_write::total 1353617811 -system.physmem.bw_total::cpu.inst 6834879406 -system.physmem.bw_total::cpu.data 3020037106 -system.physmem.bw_total::total 9854916512 -system.pwrStateResidencyTicks::UNDEFINED 2695000 -system.cpu_clk_domain.clock 500 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2695000 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.read_hits 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.read_misses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.write_hits 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.write_misses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.align_faults 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.hits 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.misses 0 -system.cpu.checker.dstage2_mmu.stage2_tlb.accesses 0 -system.cpu.checker.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2695000 -system.cpu.checker.dtb.walker.walks 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.checker.dtb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.checker.dtb.walker.walkRequestOrigin::total 0 -system.cpu.checker.dtb.inst_hits 0 -system.cpu.checker.dtb.inst_misses 0 -system.cpu.checker.dtb.read_hits 0 -system.cpu.checker.dtb.read_misses 0 -system.cpu.checker.dtb.write_hits 0 -system.cpu.checker.dtb.write_misses 0 -system.cpu.checker.dtb.flush_tlb 0 -system.cpu.checker.dtb.flush_tlb_mva 0 -system.cpu.checker.dtb.flush_tlb_mva_asid 0 -system.cpu.checker.dtb.flush_tlb_asid 0 -system.cpu.checker.dtb.flush_entries 0 -system.cpu.checker.dtb.align_faults 0 -system.cpu.checker.dtb.prefetch_faults 0 -system.cpu.checker.dtb.domain_faults 0 -system.cpu.checker.dtb.perms_faults 0 -system.cpu.checker.dtb.read_accesses 0 -system.cpu.checker.dtb.write_accesses 0 -system.cpu.checker.dtb.inst_accesses 0 -system.cpu.checker.dtb.hits 0 -system.cpu.checker.dtb.misses 0 -system.cpu.checker.dtb.accesses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2695000 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.checker.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.checker.istage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.checker.istage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.read_hits 0 -system.cpu.checker.istage2_mmu.stage2_tlb.read_misses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.write_hits 0 -system.cpu.checker.istage2_mmu.stage2_tlb.write_misses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.checker.istage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.checker.istage2_mmu.stage2_tlb.align_faults 0 -system.cpu.checker.istage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.checker.istage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.checker.istage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.checker.istage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.hits 0 -system.cpu.checker.istage2_mmu.stage2_tlb.misses 0 -system.cpu.checker.istage2_mmu.stage2_tlb.accesses 0 -system.cpu.checker.itb.walker.pwrStateResidencyTicks::UNDEFINED 2695000 -system.cpu.checker.itb.walker.walks 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.checker.itb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.checker.itb.walker.walkRequestOrigin::total 0 -system.cpu.checker.itb.inst_hits 0 -system.cpu.checker.itb.inst_misses 0 -system.cpu.checker.itb.read_hits 0 -system.cpu.checker.itb.read_misses 0 -system.cpu.checker.itb.write_hits 0 -system.cpu.checker.itb.write_misses 0 -system.cpu.checker.itb.flush_tlb 0 -system.cpu.checker.itb.flush_tlb_mva 0 -system.cpu.checker.itb.flush_tlb_mva_asid 0 -system.cpu.checker.itb.flush_tlb_asid 0 -system.cpu.checker.itb.flush_entries 0 -system.cpu.checker.itb.align_faults 0 -system.cpu.checker.itb.prefetch_faults 0 -system.cpu.checker.itb.domain_faults 0 -system.cpu.checker.itb.perms_faults 0 -system.cpu.checker.itb.read_accesses 0 -system.cpu.checker.itb.write_accesses 0 -system.cpu.checker.itb.inst_accesses 0 -system.cpu.checker.itb.hits 0 -system.cpu.checker.itb.misses 0 -system.cpu.checker.itb.accesses 0 -system.cpu.workload.numSyscalls 13 -system.cpu.checker.pwrStateResidencyTicks::ON 2695000 -system.cpu.checker.numCycles 0 -system.cpu.checker.numWorkItemsStarted 0 -system.cpu.checker.numWorkItemsCompleted 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2695000 -system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.hits 0 -system.cpu.dstage2_mmu.stage2_tlb.misses 0 -system.cpu.dstage2_mmu.stage2_tlb.accesses 0 -system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2695000 -system.cpu.dtb.walker.walks 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dtb.walker.walkRequestOrigin::total 0 -system.cpu.dtb.inst_hits 0 -system.cpu.dtb.inst_misses 0 -system.cpu.dtb.read_hits 0 -system.cpu.dtb.read_misses 0 -system.cpu.dtb.write_hits 0 -system.cpu.dtb.write_misses 0 -system.cpu.dtb.flush_tlb 0 -system.cpu.dtb.flush_tlb_mva 0 -system.cpu.dtb.flush_tlb_mva_asid 0 -system.cpu.dtb.flush_tlb_asid 0 -system.cpu.dtb.flush_entries 0 -system.cpu.dtb.align_faults 0 -system.cpu.dtb.prefetch_faults 0 -system.cpu.dtb.domain_faults 0 -system.cpu.dtb.perms_faults 0 -system.cpu.dtb.read_accesses 0 -system.cpu.dtb.write_accesses 0 -system.cpu.dtb.inst_accesses 0 -system.cpu.dtb.hits 0 -system.cpu.dtb.misses 0 -system.cpu.dtb.accesses 0 -system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2695000 -system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.istage2_mmu.stage2_tlb.read_hits 0 -system.cpu.istage2_mmu.stage2_tlb.read_misses 0 -system.cpu.istage2_mmu.stage2_tlb.write_hits 0 -system.cpu.istage2_mmu.stage2_tlb.write_misses 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.istage2_mmu.stage2_tlb.align_faults 0 -system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.hits 0 -system.cpu.istage2_mmu.stage2_tlb.misses 0 -system.cpu.istage2_mmu.stage2_tlb.accesses 0 -system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2695000 -system.cpu.itb.walker.walks 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.itb.walker.walkRequestOrigin::total 0 -system.cpu.itb.inst_hits 0 -system.cpu.itb.inst_misses 0 -system.cpu.itb.read_hits 0 -system.cpu.itb.read_misses 0 -system.cpu.itb.write_hits 0 -system.cpu.itb.write_misses 0 -system.cpu.itb.flush_tlb 0 -system.cpu.itb.flush_tlb_mva 0 -system.cpu.itb.flush_tlb_mva_asid 0 -system.cpu.itb.flush_tlb_asid 0 -system.cpu.itb.flush_entries 0 -system.cpu.itb.align_faults 0 -system.cpu.itb.prefetch_faults 0 -system.cpu.itb.domain_faults 0 -system.cpu.itb.perms_faults 0 -system.cpu.itb.read_accesses 0 -system.cpu.itb.write_accesses 0 -system.cpu.itb.inst_accesses 0 -system.cpu.itb.hits 0 -system.cpu.itb.misses 0 -system.cpu.itb.accesses 0 -system.cpu.pwrStateResidencyTicks::ON 2695000 -system.cpu.numCycles 5391 -system.cpu.numWorkItemsStarted 0 -system.cpu.numWorkItemsCompleted 0 -system.cpu.committedInsts 4592 -system.cpu.committedOps 5378 -system.cpu.num_int_alu_accesses 4624 -system.cpu.num_fp_alu_accesses 16 -system.cpu.num_func_calls 203 -system.cpu.num_conditional_control_insts 722 -system.cpu.num_int_insts 4624 -system.cpu.num_fp_insts 16 -system.cpu.num_int_register_reads 7572 -system.cpu.num_int_register_writes 2728 -system.cpu.num_fp_register_reads 16 -system.cpu.num_fp_register_writes 0 -system.cpu.num_cc_register_reads 16175 -system.cpu.num_cc_register_writes 2432 -system.cpu.num_mem_refs 1965 -system.cpu.num_load_insts 1027 -system.cpu.num_store_insts 938 -system.cpu.num_idle_cycles 0 -system.cpu.num_busy_cycles 5391 -system.cpu.not_idle_fraction 1 -system.cpu.idle_fraction 0 -system.cpu.Branches 1008 -system.cpu.op_class::No_OpClass 0 0.00% 0.00% -system.cpu.op_class::IntAlu 3419 63.42% 63.42% -system.cpu.op_class::IntMult 4 0.07% 63.49% -system.cpu.op_class::IntDiv 0 0.00% 63.49% -system.cpu.op_class::FloatAdd 0 0.00% 63.49% -system.cpu.op_class::FloatCmp 0 0.00% 63.49% -system.cpu.op_class::FloatCvt 0 0.00% 63.49% -system.cpu.op_class::FloatMult 0 0.00% 63.49% -system.cpu.op_class::FloatMultAcc 0 0.00% 63.49% -system.cpu.op_class::FloatDiv 0 0.00% 63.49% -system.cpu.op_class::FloatMisc 0 0.00% 63.49% -system.cpu.op_class::FloatSqrt 0 0.00% 63.49% -system.cpu.op_class::SimdAdd 0 0.00% 63.49% -system.cpu.op_class::SimdAddAcc 0 0.00% 63.49% -system.cpu.op_class::SimdAlu 0 0.00% 63.49% -system.cpu.op_class::SimdCmp 0 0.00% 63.49% -system.cpu.op_class::SimdCvt 0 0.00% 63.49% -system.cpu.op_class::SimdMisc 0 0.00% 63.49% -system.cpu.op_class::SimdMult 0 0.00% 63.49% -system.cpu.op_class::SimdMultAcc 0 0.00% 63.49% -system.cpu.op_class::SimdShift 0 0.00% 63.49% -system.cpu.op_class::SimdShiftAcc 0 0.00% 63.49% -system.cpu.op_class::SimdSqrt 0 0.00% 63.49% -system.cpu.op_class::SimdFloatAdd 0 0.00% 63.49% -system.cpu.op_class::SimdFloatAlu 0 0.00% 63.49% -system.cpu.op_class::SimdFloatCmp 0 0.00% 63.49% -system.cpu.op_class::SimdFloatCvt 0 0.00% 63.49% -system.cpu.op_class::SimdFloatDiv 0 0.00% 63.49% -system.cpu.op_class::SimdFloatMisc 3 0.06% 63.55% -system.cpu.op_class::SimdFloatMult 0 0.00% 63.55% -system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.55% -system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.55% -system.cpu.op_class::MemRead 1027 19.05% 82.60% -system.cpu.op_class::MemWrite 922 17.10% 99.70% -system.cpu.op_class::FloatMemRead 0 0.00% 99.70% -system.cpu.op_class::FloatMemWrite 16 0.30% 100.00% -system.cpu.op_class::IprAccess 0 0.00% 100.00% -system.cpu.op_class::InstPrefetch 0 0.00% 100.00% -system.cpu.op_class::total 5391 -system.membus.snoop_filter.tot_requests 0 -system.membus.snoop_filter.hit_single_requests 0 -system.membus.snoop_filter.hit_multi_requests 0 -system.membus.snoop_filter.tot_snoops 0 -system.membus.snoop_filter.hit_single_snoops 0 -system.membus.snoop_filter.hit_multi_snoops 0 -system.membus.pwrStateResidencyTicks::UNDEFINED 2695000 -system.membus.trans_dist::ReadReq 5597 -system.membus.trans_dist::ReadResp 5608 -system.membus.trans_dist::WriteReq 913 -system.membus.trans_dist::WriteResp 913 -system.membus.trans_dist::LoadLockedReq 11 -system.membus.trans_dist::StoreCondReq 11 -system.membus.trans_dist::StoreCondResp 11 -system.membus.pkt_count_system.cpu.icache_port::system.physmem.port 9210 -system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port 3854 -system.membus.pkt_count::total 13064 -system.membus.pkt_size_system.cpu.icache_port::system.physmem.port 18420 -system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port 8139 -system.membus.pkt_size::total 26559 -system.membus.snoops 0 -system.membus.snoopTraffic 0 -system.membus.snoop_fanout::samples 6532 -system.membus.snoop_fanout::mean 0 -system.membus.snoop_fanout::stdev 0 -system.membus.snoop_fanout::underflows 0 0.00% 0.00% -system.membus.snoop_fanout::0 6532 100.00% 100.00% -system.membus.snoop_fanout::1 0 0.00% 100.00% -system.membus.snoop_fanout::overflows 0 0.00% 100.00% -system.membus.snoop_fanout::min_value 0 -system.membus.snoop_fanout::max_value 0 -system.membus.snoop_fanout::total 6532 - ----------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/config.ini b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/config.ini deleted file mode 100644 index c1120b4bf..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/config.ini +++ /dev/null @@ -1,330 +0,0 @@ -[root] -type=Root -children=system -eventq_index=0 -full_system=false -sim_quantum=0 -time_sync_enable=false -time_sync_period=100000000000 -time_sync_spin_threshold=100000000 - -[system] -type=System -children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain -boot_osflags=a -cache_line_size=64 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -exit_on_work_items=false -init_param=0 -kernel= -kernel_addr_check=true -load_addr_mask=1099511627775 -load_offset=0 -mem_mode=atomic -mem_ranges= -memories=system.physmem -mmap_using_noreserve=false -multi_thread=false -num_work_ids=16 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -readfile= -symbolfile= -thermal_components= -thermal_model=Null -work_begin_ckpt_count=0 -work_begin_cpu_id_exit=-1 -work_begin_exit_count=0 -work_cpus_ckpt_count=0 -work_end_ckpt_count=0 -work_end_exit_count=0 -work_item_id=-1 -system_port=system.membus.slave[0] - -[system.clk_domain] -type=SrcClockDomain -clock=1000 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.cpu] -type=AtomicSimpleCPU -children=dstage2_mmu dtb interrupts isa istage2_mmu itb tracer workload -branchPred=Null -checker=Null -clk_domain=system.cpu_clk_domain -cpu_id=0 -default_p_state=UNDEFINED -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu.dstage2_mmu -dtb=system.cpu.dtb -eventq_index=0 -fastmem=false -function_trace=false -function_trace_start=0 -interrupts=system.cpu.interrupts -isa=system.cpu.isa -istage2_mmu=system.cpu.istage2_mmu -itb=system.cpu.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -profile=0 -progress_interval=0 -simpoint_start_insts= -simulate_data_stalls=false -simulate_inst_stalls=false -socket_id=0 -switched_out=false -syscallRetryLatency=10000 -system=system -tracer=system.cpu.tracer -width=1 -workload=system.cpu.workload -dcache_port=system.membus.slave[2] -icache_port=system.membus.slave[1] - -[system.cpu.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.dtb - -[system.cpu.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.dstage2_mmu.stage2_tlb.walker - -[system.cpu.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.dtb.walker - -[system.cpu.dtb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.membus.slave[4] - -[system.cpu.interrupts] -type=ArmInterrupts -eventq_index=0 - -[system.cpu.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -midr=1091551472 -pmu=Null -system=system - -[system.cpu.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.itb - -[system.cpu.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.istage2_mmu.stage2_tlb.walker - -[system.cpu.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.itb.walker - -[system.cpu.itb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.membus.slave[3] - -[system.cpu.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu.workload] -type=Process -cmd=hello -cwd= -drivers= -egid=100 -env= -errout=cerr -euid=100 -eventq_index=0 -executable=/usr/local/google/home/gabeblack/gem5/dist/m5/regression/test-progs/hello/bin/arm/linux/hello -gid=100 -input=cin -kvmInSE=false -maxStackSize=67108864 -output=cout -pgid=100 -pid=100 -ppid=0 -simpoint=0 -system=system -uid=100 -useArchPT=false - -[system.cpu_clk_domain] -type=SrcClockDomain -clock=500 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.dvfs_handler] -type=DVFSHandler -domains= -enable=false -eventq_index=0 -sys_clk_domain=system.clk_domain -transition_latency=100000000 - -[system.membus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=4 -frontend_latency=3 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=true -power_model=Null -response_latency=2 -snoop_filter=system.membus.snoop_filter -snoop_response_latency=4 -system=system -use_default_range=false -width=16 -master=system.physmem.port -slave=system.system_port system.cpu.icache_port system.cpu.dcache_port system.cpu.itb.walker.port system.cpu.dtb.walker.port - -[system.membus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=1 -max_capacity=8388608 -system=system - -[system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clk_domain=system.clk_domain -conf_table_reported=true -default_p_state=UNDEFINED -eventq_index=0 -in_addr_map=true -kvm_map=true -latency=30000 -latency_var=0 -null=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -range=0:134217727:0:0:0:0 -port=system.membus.master[0] - -[system.voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=1.000000 - diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/simerr b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/simerr deleted file mode 100755 index c0b55d123..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/simerr +++ /dev/null @@ -1,3 +0,0 @@ -warn: Sockets disabled, not accepting gdb connections -warn: ClockedObject: More than one power state change request encountered within the same simulation tick -info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/simout b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/simout deleted file mode 100755 index ffacc8975..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/simout +++ /dev/null @@ -1,13 +0,0 @@ -Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/simple-atomic/simout -Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/simple-atomic/simerr -gem5 Simulator System. http://gem5.org -gem5 is copyrighted software; use the --copyright option for details. - -gem5 compiled Apr 3 2017 17:55:48 -gem5 started Apr 3 2017 17:58:26 -gem5 executing on gabeblack-desktop.mtv.corp.google.com, pid 54584 -command line: /usr/local/google/home/gabeblack/gem5/gem5-public/build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/simple-atomic --stats-file 'text://stats.txt?desc=False' -re /usr/local/google/home/gabeblack/gem5/gem5-public/tests/testing/../run.py quick/se/00.hello/arm/linux/simple-atomic - -Global frequency set at 1000000000000 ticks per second -Hello world! -Exiting @ tick 2695000 because exiting with last active thread context diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/stats.txt deleted file mode 100644 index 9a08bb729..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-atomic/stats.txt +++ /dev/null @@ -1,260 +0,0 @@ - ----------- Begin Simulation Statistics ---------- -sim_seconds 0.000003 -sim_ticks 2695000 -final_tick 2695000 -sim_freq 1000000000000 -host_inst_rate 427927 -host_op_rate 500175 -host_tick_rate 250203319 -host_mem_usage 269284 -host_seconds 0.01 -sim_insts 4592 -sim_ops 5378 -system.voltage_domain.voltage 1 -system.clk_domain.clock 1000 -system.physmem.pwrStateResidencyTicks::UNDEFINED 2695000 -system.physmem.bytes_read::cpu.inst 18420 -system.physmem.bytes_read::cpu.data 4491 -system.physmem.bytes_read::total 22911 -system.physmem.bytes_inst_read::cpu.inst 18420 -system.physmem.bytes_inst_read::total 18420 -system.physmem.bytes_written::cpu.data 3648 -system.physmem.bytes_written::total 3648 -system.physmem.num_reads::cpu.inst 4605 -system.physmem.num_reads::cpu.data 1003 -system.physmem.num_reads::total 5608 -system.physmem.num_writes::cpu.data 924 -system.physmem.num_writes::total 924 -system.physmem.bw_read::cpu.inst 6834879406 -system.physmem.bw_read::cpu.data 1666419295 -system.physmem.bw_read::total 8501298701 -system.physmem.bw_inst_read::cpu.inst 6834879406 -system.physmem.bw_inst_read::total 6834879406 -system.physmem.bw_write::cpu.data 1353617811 -system.physmem.bw_write::total 1353617811 -system.physmem.bw_total::cpu.inst 6834879406 -system.physmem.bw_total::cpu.data 3020037106 -system.physmem.bw_total::total 9854916512 -system.pwrStateResidencyTicks::UNDEFINED 2695000 -system.cpu_clk_domain.clock 500 -system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2695000 -system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.hits 0 -system.cpu.dstage2_mmu.stage2_tlb.misses 0 -system.cpu.dstage2_mmu.stage2_tlb.accesses 0 -system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2695000 -system.cpu.dtb.walker.walks 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dtb.walker.walkRequestOrigin::total 0 -system.cpu.dtb.inst_hits 0 -system.cpu.dtb.inst_misses 0 -system.cpu.dtb.read_hits 0 -system.cpu.dtb.read_misses 0 -system.cpu.dtb.write_hits 0 -system.cpu.dtb.write_misses 0 -system.cpu.dtb.flush_tlb 0 -system.cpu.dtb.flush_tlb_mva 0 -system.cpu.dtb.flush_tlb_mva_asid 0 -system.cpu.dtb.flush_tlb_asid 0 -system.cpu.dtb.flush_entries 0 -system.cpu.dtb.align_faults 0 -system.cpu.dtb.prefetch_faults 0 -system.cpu.dtb.domain_faults 0 -system.cpu.dtb.perms_faults 0 -system.cpu.dtb.read_accesses 0 -system.cpu.dtb.write_accesses 0 -system.cpu.dtb.inst_accesses 0 -system.cpu.dtb.hits 0 -system.cpu.dtb.misses 0 -system.cpu.dtb.accesses 0 -system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2695000 -system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.istage2_mmu.stage2_tlb.read_hits 0 -system.cpu.istage2_mmu.stage2_tlb.read_misses 0 -system.cpu.istage2_mmu.stage2_tlb.write_hits 0 -system.cpu.istage2_mmu.stage2_tlb.write_misses 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.istage2_mmu.stage2_tlb.align_faults 0 -system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.hits 0 -system.cpu.istage2_mmu.stage2_tlb.misses 0 -system.cpu.istage2_mmu.stage2_tlb.accesses 0 -system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2695000 -system.cpu.itb.walker.walks 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.itb.walker.walkRequestOrigin::total 0 -system.cpu.itb.inst_hits 0 -system.cpu.itb.inst_misses 0 -system.cpu.itb.read_hits 0 -system.cpu.itb.read_misses 0 -system.cpu.itb.write_hits 0 -system.cpu.itb.write_misses 0 -system.cpu.itb.flush_tlb 0 -system.cpu.itb.flush_tlb_mva 0 -system.cpu.itb.flush_tlb_mva_asid 0 -system.cpu.itb.flush_tlb_asid 0 -system.cpu.itb.flush_entries 0 -system.cpu.itb.align_faults 0 -system.cpu.itb.prefetch_faults 0 -system.cpu.itb.domain_faults 0 -system.cpu.itb.perms_faults 0 -system.cpu.itb.read_accesses 0 -system.cpu.itb.write_accesses 0 -system.cpu.itb.inst_accesses 0 -system.cpu.itb.hits 0 -system.cpu.itb.misses 0 -system.cpu.itb.accesses 0 -system.cpu.workload.numSyscalls 13 -system.cpu.pwrStateResidencyTicks::ON 2695000 -system.cpu.numCycles 5391 -system.cpu.numWorkItemsStarted 0 -system.cpu.numWorkItemsCompleted 0 -system.cpu.committedInsts 4592 -system.cpu.committedOps 5378 -system.cpu.num_int_alu_accesses 4624 -system.cpu.num_fp_alu_accesses 16 -system.cpu.num_func_calls 203 -system.cpu.num_conditional_control_insts 722 -system.cpu.num_int_insts 4624 -system.cpu.num_fp_insts 16 -system.cpu.num_int_register_reads 7572 -system.cpu.num_int_register_writes 2728 -system.cpu.num_fp_register_reads 16 -system.cpu.num_fp_register_writes 0 -system.cpu.num_cc_register_reads 16175 -system.cpu.num_cc_register_writes 2432 -system.cpu.num_mem_refs 1965 -system.cpu.num_load_insts 1027 -system.cpu.num_store_insts 938 -system.cpu.num_idle_cycles 0 -system.cpu.num_busy_cycles 5391 -system.cpu.not_idle_fraction 1 -system.cpu.idle_fraction 0 -system.cpu.Branches 1008 -system.cpu.op_class::No_OpClass 0 0.00% 0.00% -system.cpu.op_class::IntAlu 3419 63.42% 63.42% -system.cpu.op_class::IntMult 4 0.07% 63.49% -system.cpu.op_class::IntDiv 0 0.00% 63.49% -system.cpu.op_class::FloatAdd 0 0.00% 63.49% -system.cpu.op_class::FloatCmp 0 0.00% 63.49% -system.cpu.op_class::FloatCvt 0 0.00% 63.49% -system.cpu.op_class::FloatMult 0 0.00% 63.49% -system.cpu.op_class::FloatMultAcc 0 0.00% 63.49% -system.cpu.op_class::FloatDiv 0 0.00% 63.49% -system.cpu.op_class::FloatMisc 0 0.00% 63.49% -system.cpu.op_class::FloatSqrt 0 0.00% 63.49% -system.cpu.op_class::SimdAdd 0 0.00% 63.49% -system.cpu.op_class::SimdAddAcc 0 0.00% 63.49% -system.cpu.op_class::SimdAlu 0 0.00% 63.49% -system.cpu.op_class::SimdCmp 0 0.00% 63.49% -system.cpu.op_class::SimdCvt 0 0.00% 63.49% -system.cpu.op_class::SimdMisc 0 0.00% 63.49% -system.cpu.op_class::SimdMult 0 0.00% 63.49% -system.cpu.op_class::SimdMultAcc 0 0.00% 63.49% -system.cpu.op_class::SimdShift 0 0.00% 63.49% -system.cpu.op_class::SimdShiftAcc 0 0.00% 63.49% -system.cpu.op_class::SimdSqrt 0 0.00% 63.49% -system.cpu.op_class::SimdFloatAdd 0 0.00% 63.49% -system.cpu.op_class::SimdFloatAlu 0 0.00% 63.49% -system.cpu.op_class::SimdFloatCmp 0 0.00% 63.49% -system.cpu.op_class::SimdFloatCvt 0 0.00% 63.49% -system.cpu.op_class::SimdFloatDiv 0 0.00% 63.49% -system.cpu.op_class::SimdFloatMisc 3 0.06% 63.55% -system.cpu.op_class::SimdFloatMult 0 0.00% 63.55% -system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.55% -system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.55% -system.cpu.op_class::MemRead 1027 19.05% 82.60% -system.cpu.op_class::MemWrite 922 17.10% 99.70% -system.cpu.op_class::FloatMemRead 0 0.00% 99.70% -system.cpu.op_class::FloatMemWrite 16 0.30% 100.00% -system.cpu.op_class::IprAccess 0 0.00% 100.00% -system.cpu.op_class::InstPrefetch 0 0.00% 100.00% -system.cpu.op_class::total 5391 -system.membus.snoop_filter.tot_requests 0 -system.membus.snoop_filter.hit_single_requests 0 -system.membus.snoop_filter.hit_multi_requests 0 -system.membus.snoop_filter.tot_snoops 0 -system.membus.snoop_filter.hit_single_snoops 0 -system.membus.snoop_filter.hit_multi_snoops 0 -system.membus.pwrStateResidencyTicks::UNDEFINED 2695000 -system.membus.trans_dist::ReadReq 5597 -system.membus.trans_dist::ReadResp 5608 -system.membus.trans_dist::WriteReq 913 -system.membus.trans_dist::WriteResp 913 -system.membus.trans_dist::LoadLockedReq 11 -system.membus.trans_dist::StoreCondReq 11 -system.membus.trans_dist::StoreCondResp 11 -system.membus.pkt_count_system.cpu.icache_port::system.physmem.port 9210 -system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port 3854 -system.membus.pkt_count::total 13064 -system.membus.pkt_size_system.cpu.icache_port::system.physmem.port 18420 -system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port 8139 -system.membus.pkt_size::total 26559 -system.membus.snoops 0 -system.membus.snoopTraffic 0 -system.membus.snoop_fanout::samples 6532 -system.membus.snoop_fanout::mean 0 -system.membus.snoop_fanout::stdev 0 -system.membus.snoop_fanout::underflows 0 0.00% 0.00% -system.membus.snoop_fanout::0 6532 100.00% 100.00% -system.membus.snoop_fanout::1 0 0.00% 100.00% -system.membus.snoop_fanout::overflows 0 0.00% 100.00% -system.membus.snoop_fanout::min_value 0 -system.membus.snoop_fanout::max_value 0 -system.membus.snoop_fanout::total 6532 - ----------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/config.ini b/tests/quick/se/00.hello/ref/arm/linux/simple-timing/config.ini deleted file mode 100644 index 4f88d60dc..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/config.ini +++ /dev/null @@ -1,499 +0,0 @@ -[root] -type=Root -children=system -eventq_index=0 -full_system=false -sim_quantum=0 -time_sync_enable=false -time_sync_period=100000000000 -time_sync_spin_threshold=100000000 - -[system] -type=System -children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain -boot_osflags=a -cache_line_size=64 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -exit_on_work_items=false -init_param=0 -kernel= -kernel_addr_check=true -load_addr_mask=1099511627775 -load_offset=0 -mem_mode=timing -mem_ranges= -memories=system.physmem -mmap_using_noreserve=false -multi_thread=false -num_work_ids=16 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -readfile= -symbolfile= -thermal_components= -thermal_model=Null -work_begin_ckpt_count=0 -work_begin_cpu_id_exit=-1 -work_begin_exit_count=0 -work_cpus_ckpt_count=0 -work_end_ckpt_count=0 -work_end_exit_count=0 -work_item_id=-1 -system_port=system.membus.slave[0] - -[system.clk_domain] -type=SrcClockDomain -clock=1000 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.cpu] -type=TimingSimpleCPU -children=dcache dstage2_mmu dtb icache interrupts isa istage2_mmu itb l2cache toL2Bus tracer workload -branchPred=Null -checker=Null -clk_domain=system.cpu_clk_domain -cpu_id=0 -default_p_state=UNDEFINED -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dstage2_mmu=system.cpu.dstage2_mmu -dtb=system.cpu.dtb -eventq_index=0 -function_trace=false -function_trace_start=0 -interrupts=system.cpu.interrupts -isa=system.cpu.isa -istage2_mmu=system.cpu.istage2_mmu -itb=system.cpu.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -profile=0 -progress_interval=0 -simpoint_start_insts= -socket_id=0 -switched_out=false -syscallRetryLatency=10000 -system=system -tracer=system.cpu.tracer -workload=system.cpu.workload -dcache_port=system.cpu.dcache.cpu_side -icache_port=system.cpu.icache.cpu_side - -[system.cpu.dcache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=262144 -system=system -tag_latency=2 -tags=system.cpu.dcache.tags -tgts_per_mshr=20 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu.dcache_port -mem_side=system.cpu.toL2Bus.slave[1] - -[system.cpu.dcache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=262144 -tag_latency=2 - -[system.cpu.dstage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.dstage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.dtb - -[system.cpu.dstage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.dstage2_mmu.stage2_tlb.walker - -[system.cpu.dstage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.dtb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.dtb.walker - -[system.cpu.dtb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[3] - -[system.cpu.icache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=true -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=131072 -system=system -tag_latency=2 -tags=system.cpu.icache.tags -tgts_per_mshr=20 -write_buffers=8 -writeback_clean=true -cpu_side=system.cpu.icache_port -mem_side=system.cpu.toL2Bus.slave[0] - -[system.cpu.icache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=131072 -tag_latency=2 - -[system.cpu.interrupts] -type=ArmInterrupts -eventq_index=0 - -[system.cpu.isa] -type=ArmISA -decoderFlavour=Generic -eventq_index=0 -fpsid=1090793632 -id_aa64afr0_el1=0 -id_aa64afr1_el1=0 -id_aa64dfr0_el1=1052678 -id_aa64dfr1_el1=0 -id_aa64isar0_el1=0 -id_aa64isar1_el1=0 -id_aa64mmfr0_el1=15728642 -id_aa64mmfr1_el1=0 -id_isar0=34607377 -id_isar1=34677009 -id_isar2=555950401 -id_isar3=17899825 -id_isar4=268501314 -id_isar5=0 -id_mmfr0=270536963 -id_mmfr1=0 -id_mmfr2=19070976 -id_mmfr3=34611729 -midr=1091551472 -pmu=Null -system=system - -[system.cpu.istage2_mmu] -type=ArmStage2MMU -children=stage2_tlb -eventq_index=0 -stage2_tlb=system.cpu.istage2_mmu.stage2_tlb -sys=system -tlb=system.cpu.itb - -[system.cpu.istage2_mmu.stage2_tlb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=true -size=32 -walker=system.cpu.istage2_mmu.stage2_tlb.walker - -[system.cpu.istage2_mmu.stage2_tlb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=true -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system - -[system.cpu.itb] -type=ArmTLB -children=walker -eventq_index=0 -is_stage2=false -size=64 -walker=system.cpu.itb.walker - -[system.cpu.itb.walker] -type=ArmTableWalker -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -is_stage2=false -num_squash_per_cycle=2 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sys=system -port=system.cpu.toL2Bus.slave[2] - -[system.cpu.l2cache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=8 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=20 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=20 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=20 -sequential_access=false -size=2097152 -system=system -tag_latency=20 -tags=system.cpu.l2cache.tags -tgts_per_mshr=12 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu.toL2Bus.master[0] -mem_side=system.membus.slave[1] - -[system.cpu.l2cache.tags] -type=LRU -assoc=8 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=20 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=2097152 -tag_latency=20 - -[system.cpu.toL2Bus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=0 -frontend_latency=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=false -power_model=Null -response_latency=1 -snoop_filter=system.cpu.toL2Bus.snoop_filter -snoop_response_latency=1 -system=system -use_default_range=false -width=32 -master=system.cpu.l2cache.cpu_side -slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side system.cpu.itb.walker.port system.cpu.dtb.walker.port - -[system.cpu.toL2Bus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=0 -max_capacity=8388608 -system=system - -[system.cpu.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu.workload] -type=Process -cmd=hello -cwd= -drivers= -egid=100 -env= -errout=cerr -euid=100 -eventq_index=0 -executable=/usr/local/google/home/gabeblack/gem5/dist/m5/regression/test-progs/hello/bin/arm/linux/hello -gid=100 -input=cin -kvmInSE=false -maxStackSize=67108864 -output=cout -pgid=100 -pid=100 -ppid=0 -simpoint=0 -system=system -uid=100 -useArchPT=false - -[system.cpu_clk_domain] -type=SrcClockDomain -clock=500 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.dvfs_handler] -type=DVFSHandler -domains= -enable=false -eventq_index=0 -sys_clk_domain=system.clk_domain -transition_latency=100000000 - -[system.membus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=4 -frontend_latency=3 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=true -power_model=Null -response_latency=2 -snoop_filter=system.membus.snoop_filter -snoop_response_latency=4 -system=system -use_default_range=false -width=16 -master=system.physmem.port -slave=system.system_port system.cpu.l2cache.mem_side - -[system.membus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=1 -max_capacity=8388608 -system=system - -[system.physmem] -type=SimpleMemory -bandwidth=73.000000 -clk_domain=system.clk_domain -conf_table_reported=true -default_p_state=UNDEFINED -eventq_index=0 -in_addr_map=true -kvm_map=true -latency=30000 -latency_var=0 -null=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -range=0:134217727:0:0:0:0 -port=system.membus.master[0] - -[system.voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=1.000000 - diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/simerr b/tests/quick/se/00.hello/ref/arm/linux/simple-timing/simerr deleted file mode 100755 index c0b55d123..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/simerr +++ /dev/null @@ -1,3 +0,0 @@ -warn: Sockets disabled, not accepting gdb connections -warn: ClockedObject: More than one power state change request encountered within the same simulation tick -info: Entering event queue @ 0. Starting simulation... diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/simout b/tests/quick/se/00.hello/ref/arm/linux/simple-timing/simout deleted file mode 100755 index b914fe569..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/simout +++ /dev/null @@ -1,13 +0,0 @@ -Redirecting stdout to build/ARM/tests/opt/quick/se/00.hello/arm/linux/simple-timing/simout -Redirecting stderr to build/ARM/tests/opt/quick/se/00.hello/arm/linux/simple-timing/simerr -gem5 Simulator System. http://gem5.org -gem5 is copyrighted software; use the --copyright option for details. - -gem5 compiled Apr 3 2017 17:55:48 -gem5 started Apr 3 2017 18:13:17 -gem5 executing on gabeblack-desktop.mtv.corp.google.com, pid 56989 -command line: /usr/local/google/home/gabeblack/gem5/gem5-public/build/ARM/gem5.opt -d build/ARM/tests/opt/quick/se/00.hello/arm/linux/simple-timing --stats-file 'text://stats.txt?desc=False' -re /usr/local/google/home/gabeblack/gem5/gem5-public/tests/testing/../run.py quick/se/00.hello/arm/linux/simple-timing - -Global frequency set at 1000000000000 ticks per second -Hello world! -Exiting @ tick 28648500 because exiting with last active thread context diff --git a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt deleted file mode 100644 index 76c17a485..000000000 --- a/tests/quick/se/00.hello/ref/arm/linux/simple-timing/stats.txt +++ /dev/null @@ -1,630 +0,0 @@ - ----------- Begin Simulation Statistics ---------- -sim_seconds 0.000029 -sim_ticks 28648500 -final_tick 28648500 -sim_freq 1000000000000 -host_inst_rate 277751 -host_op_rate 323869 -host_tick_rate 1739012040 -host_mem_usage 279272 -host_seconds 0.02 -sim_insts 4566 -sim_ops 5330 -system.voltage_domain.voltage 1 -system.clk_domain.clock 1000 -system.physmem.pwrStateResidencyTicks::UNDEFINED 28648500 -system.physmem.bytes_read::cpu.inst 14400 -system.physmem.bytes_read::cpu.data 8000 -system.physmem.bytes_read::total 22400 -system.physmem.bytes_inst_read::cpu.inst 14400 -system.physmem.bytes_inst_read::total 14400 -system.physmem.num_reads::cpu.inst 225 -system.physmem.num_reads::cpu.data 125 -system.physmem.num_reads::total 350 -system.physmem.bw_read::cpu.inst 502644117 -system.physmem.bw_read::cpu.data 279246732 -system.physmem.bw_read::total 781890849 -system.physmem.bw_inst_read::cpu.inst 502644117 -system.physmem.bw_inst_read::total 502644117 -system.physmem.bw_total::cpu.inst 502644117 -system.physmem.bw_total::cpu.data 279246732 -system.physmem.bw_total::total 781890849 -system.pwrStateResidencyTicks::UNDEFINED 28648500 -system.cpu_clk_domain.clock 500 -system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 28648500 -system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 -system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.dstage2_mmu.stage2_tlb.hits 0 -system.cpu.dstage2_mmu.stage2_tlb.misses 0 -system.cpu.dstage2_mmu.stage2_tlb.accesses 0 -system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 28648500 -system.cpu.dtb.walker.walks 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.dtb.walker.walkRequestOrigin::total 0 -system.cpu.dtb.inst_hits 0 -system.cpu.dtb.inst_misses 0 -system.cpu.dtb.read_hits 0 -system.cpu.dtb.read_misses 0 -system.cpu.dtb.write_hits 0 -system.cpu.dtb.write_misses 0 -system.cpu.dtb.flush_tlb 0 -system.cpu.dtb.flush_tlb_mva 0 -system.cpu.dtb.flush_tlb_mva_asid 0 -system.cpu.dtb.flush_tlb_asid 0 -system.cpu.dtb.flush_entries 0 -system.cpu.dtb.align_faults 0 -system.cpu.dtb.prefetch_faults 0 -system.cpu.dtb.domain_faults 0 -system.cpu.dtb.perms_faults 0 -system.cpu.dtb.read_accesses 0 -system.cpu.dtb.write_accesses 0 -system.cpu.dtb.inst_accesses 0 -system.cpu.dtb.hits 0 -system.cpu.dtb.misses 0 -system.cpu.dtb.accesses 0 -system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 28648500 -system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 -system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 -system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 -system.cpu.istage2_mmu.stage2_tlb.read_hits 0 -system.cpu.istage2_mmu.stage2_tlb.read_misses 0 -system.cpu.istage2_mmu.stage2_tlb.write_hits 0 -system.cpu.istage2_mmu.stage2_tlb.write_misses 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 -system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 -system.cpu.istage2_mmu.stage2_tlb.align_faults 0 -system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 -system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 -system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 -system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 -system.cpu.istage2_mmu.stage2_tlb.hits 0 -system.cpu.istage2_mmu.stage2_tlb.misses 0 -system.cpu.istage2_mmu.stage2_tlb.accesses 0 -system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 28648500 -system.cpu.itb.walker.walks 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 -system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 -system.cpu.itb.walker.walkRequestOrigin::total 0 -system.cpu.itb.inst_hits 0 -system.cpu.itb.inst_misses 0 -system.cpu.itb.read_hits 0 -system.cpu.itb.read_misses 0 -system.cpu.itb.write_hits 0 -system.cpu.itb.write_misses 0 -system.cpu.itb.flush_tlb 0 -system.cpu.itb.flush_tlb_mva 0 -system.cpu.itb.flush_tlb_mva_asid 0 -system.cpu.itb.flush_tlb_asid 0 -system.cpu.itb.flush_entries 0 -system.cpu.itb.align_faults 0 -system.cpu.itb.prefetch_faults 0 -system.cpu.itb.domain_faults 0 -system.cpu.itb.perms_faults 0 -system.cpu.itb.read_accesses 0 -system.cpu.itb.write_accesses 0 -system.cpu.itb.inst_accesses 0 -system.cpu.itb.hits 0 -system.cpu.itb.misses 0 -system.cpu.itb.accesses 0 -system.cpu.workload.numSyscalls 13 -system.cpu.pwrStateResidencyTicks::ON 28648500 -system.cpu.numCycles 57297 -system.cpu.numWorkItemsStarted 0 -system.cpu.numWorkItemsCompleted 0 -system.cpu.committedInsts 4566 -system.cpu.committedOps 5330 -system.cpu.num_int_alu_accesses 4624 -system.cpu.num_fp_alu_accesses 16 -system.cpu.num_func_calls 203 -system.cpu.num_conditional_control_insts 722 -system.cpu.num_int_insts 4624 -system.cpu.num_fp_insts 16 -system.cpu.num_int_register_reads 7538 -system.cpu.num_int_register_writes 2728 -system.cpu.num_fp_register_reads 16 -system.cpu.num_fp_register_writes 0 -system.cpu.num_cc_register_reads 19187 -system.cpu.num_cc_register_writes 2432 -system.cpu.num_mem_refs 1965 -system.cpu.num_load_insts 1027 -system.cpu.num_store_insts 938 -system.cpu.num_idle_cycles 0 -system.cpu.num_busy_cycles 57297 -system.cpu.not_idle_fraction 1 -system.cpu.idle_fraction 0 -system.cpu.Branches 1008 -system.cpu.op_class::No_OpClass 0 0.00% 0.00% -system.cpu.op_class::IntAlu 3419 63.42% 63.42% -system.cpu.op_class::IntMult 4 0.07% 63.49% -system.cpu.op_class::IntDiv 0 0.00% 63.49% -system.cpu.op_class::FloatAdd 0 0.00% 63.49% -system.cpu.op_class::FloatCmp 0 0.00% 63.49% -system.cpu.op_class::FloatCvt 0 0.00% 63.49% -system.cpu.op_class::FloatMult 0 0.00% 63.49% -system.cpu.op_class::FloatMultAcc 0 0.00% 63.49% -system.cpu.op_class::FloatDiv 0 0.00% 63.49% -system.cpu.op_class::FloatMisc 0 0.00% 63.49% -system.cpu.op_class::FloatSqrt 0 0.00% 63.49% -system.cpu.op_class::SimdAdd 0 0.00% 63.49% -system.cpu.op_class::SimdAddAcc 0 0.00% 63.49% -system.cpu.op_class::SimdAlu 0 0.00% 63.49% -system.cpu.op_class::SimdCmp 0 0.00% 63.49% -system.cpu.op_class::SimdCvt 0 0.00% 63.49% -system.cpu.op_class::SimdMisc 0 0.00% 63.49% -system.cpu.op_class::SimdMult 0 0.00% 63.49% -system.cpu.op_class::SimdMultAcc 0 0.00% 63.49% -system.cpu.op_class::SimdShift 0 0.00% 63.49% -system.cpu.op_class::SimdShiftAcc 0 0.00% 63.49% -system.cpu.op_class::SimdSqrt 0 0.00% 63.49% -system.cpu.op_class::SimdFloatAdd 0 0.00% 63.49% -system.cpu.op_class::SimdFloatAlu 0 0.00% 63.49% -system.cpu.op_class::SimdFloatCmp 0 0.00% 63.49% -system.cpu.op_class::SimdFloatCvt 0 0.00% 63.49% -system.cpu.op_class::SimdFloatDiv 0 0.00% 63.49% -system.cpu.op_class::SimdFloatMisc 3 0.06% 63.55% -system.cpu.op_class::SimdFloatMult 0 0.00% 63.55% -system.cpu.op_class::SimdFloatMultAcc 0 0.00% 63.55% -system.cpu.op_class::SimdFloatSqrt 0 0.00% 63.55% -system.cpu.op_class::MemRead 1027 19.05% 82.60% -system.cpu.op_class::MemWrite 922 17.10% 99.70% -system.cpu.op_class::FloatMemRead 0 0.00% 99.70% -system.cpu.op_class::FloatMemWrite 16 0.30% 100.00% -system.cpu.op_class::IprAccess 0 0.00% 100.00% -system.cpu.op_class::InstPrefetch 0 0.00% 100.00% -system.cpu.op_class::total 5391 -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 28648500 -system.cpu.dcache.tags.replacements 0 -system.cpu.dcache.tags.tagsinuse 82.616265 -system.cpu.dcache.tags.total_refs 1786 -system.cpu.dcache.tags.sampled_refs 141 -system.cpu.dcache.tags.avg_refs 12.666667 -system.cpu.dcache.tags.warmup_cycle 0 -system.cpu.dcache.tags.occ_blocks::cpu.data 82.616265 -system.cpu.dcache.tags.occ_percent::cpu.data 0.020170 -system.cpu.dcache.tags.occ_percent::total 0.020170 -system.cpu.dcache.tags.occ_task_id_blocks::1024 141 -system.cpu.dcache.tags.age_task_id_blocks_1024::0 37 -system.cpu.dcache.tags.age_task_id_blocks_1024::1 104 -system.cpu.dcache.tags.occ_task_id_percent::1024 0.034424 -system.cpu.dcache.tags.tag_accesses 3995 -system.cpu.dcache.tags.data_accesses 3995 -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 28648500 -system.cpu.dcache.ReadReq_hits::cpu.data 894 -system.cpu.dcache.ReadReq_hits::total 894 -system.cpu.dcache.WriteReq_hits::cpu.data 870 -system.cpu.dcache.WriteReq_hits::total 870 -system.cpu.dcache.LoadLockedReq_hits::cpu.data 11 -system.cpu.dcache.LoadLockedReq_hits::total 11 -system.cpu.dcache.StoreCondReq_hits::cpu.data 11 -system.cpu.dcache.StoreCondReq_hits::total 11 -system.cpu.dcache.demand_hits::cpu.data 1764 -system.cpu.dcache.demand_hits::total 1764 -system.cpu.dcache.overall_hits::cpu.data 1764 -system.cpu.dcache.overall_hits::total 1764 -system.cpu.dcache.ReadReq_misses::cpu.data 98 -system.cpu.dcache.ReadReq_misses::total 98 -system.cpu.dcache.WriteReq_misses::cpu.data 43 -system.cpu.dcache.WriteReq_misses::total 43 -system.cpu.dcache.demand_misses::cpu.data 141 -system.cpu.dcache.demand_misses::total 141 -system.cpu.dcache.overall_misses::cpu.data 141 -system.cpu.dcache.overall_misses::total 141 -system.cpu.dcache.ReadReq_miss_latency::cpu.data 5390000 -system.cpu.dcache.ReadReq_miss_latency::total 5390000 -system.cpu.dcache.WriteReq_miss_latency::cpu.data 2709000 -system.cpu.dcache.WriteReq_miss_latency::total 2709000 -system.cpu.dcache.demand_miss_latency::cpu.data 8099000 -system.cpu.dcache.demand_miss_latency::total 8099000 -system.cpu.dcache.overall_miss_latency::cpu.data 8099000 -system.cpu.dcache.overall_miss_latency::total 8099000 -system.cpu.dcache.ReadReq_accesses::cpu.data 992 -system.cpu.dcache.ReadReq_accesses::total 992 -system.cpu.dcache.WriteReq_accesses::cpu.data 913 -system.cpu.dcache.WriteReq_accesses::total 913 -system.cpu.dcache.LoadLockedReq_accesses::cpu.data 11 -system.cpu.dcache.LoadLockedReq_accesses::total 11 -system.cpu.dcache.StoreCondReq_accesses::cpu.data 11 -system.cpu.dcache.StoreCondReq_accesses::total 11 -system.cpu.dcache.demand_accesses::cpu.data 1905 -system.cpu.dcache.demand_accesses::total 1905 -system.cpu.dcache.overall_accesses::cpu.data 1905 -system.cpu.dcache.overall_accesses::total 1905 -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.098790 -system.cpu.dcache.ReadReq_miss_rate::total 0.098790 -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.047097 -system.cpu.dcache.WriteReq_miss_rate::total 0.047097 -system.cpu.dcache.demand_miss_rate::cpu.data 0.074016 -system.cpu.dcache.demand_miss_rate::total 0.074016 -system.cpu.dcache.overall_miss_rate::cpu.data 0.074016 -system.cpu.dcache.overall_miss_rate::total 0.074016 -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 55000 -system.cpu.dcache.ReadReq_avg_miss_latency::total 55000 -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63000 -system.cpu.dcache.WriteReq_avg_miss_latency::total 63000 -system.cpu.dcache.demand_avg_miss_latency::cpu.data 57439.716312 -system.cpu.dcache.demand_avg_miss_latency::total 57439.716312 -system.cpu.dcache.overall_avg_miss_latency::cpu.data 57439.716312 -system.cpu.dcache.overall_avg_miss_latency::total 57439.716312 -system.cpu.dcache.blocked_cycles::no_mshrs 0 -system.cpu.dcache.blocked_cycles::no_targets 0 -system.cpu.dcache.blocked::no_mshrs 0 -system.cpu.dcache.blocked::no_targets 0 -system.cpu.dcache.avg_blocked_cycles::no_mshrs nan -system.cpu.dcache.avg_blocked_cycles::no_targets nan -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 98 -system.cpu.dcache.ReadReq_mshr_misses::total 98 -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 43 -system.cpu.dcache.WriteReq_mshr_misses::total 43 -system.cpu.dcache.demand_mshr_misses::cpu.data 141 -system.cpu.dcache.demand_mshr_misses::total 141 -system.cpu.dcache.overall_mshr_misses::cpu.data 141 -system.cpu.dcache.overall_mshr_misses::total 141 -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5292000 -system.cpu.dcache.ReadReq_mshr_miss_latency::total 5292000 -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2666000 -system.cpu.dcache.WriteReq_mshr_miss_latency::total 2666000 -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7958000 -system.cpu.dcache.demand_mshr_miss_latency::total 7958000 -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7958000 -system.cpu.dcache.overall_mshr_miss_latency::total 7958000 -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.098790 -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.098790 -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.047097 -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.047097 -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.074016 -system.cpu.dcache.demand_mshr_miss_rate::total 0.074016 -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.074016 -system.cpu.dcache.overall_mshr_miss_rate::total 0.074016 -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54000 -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54000 -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62000 -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62000 -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 56439.716312 -system.cpu.dcache.demand_avg_mshr_miss_latency::total 56439.716312 -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 56439.716312 -system.cpu.dcache.overall_avg_mshr_miss_latency::total 56439.716312 -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 28648500 -system.cpu.icache.tags.replacements 1 -system.cpu.icache.tags.tagsinuse 113.995886 -system.cpu.icache.tags.total_refs 4365 -system.cpu.icache.tags.sampled_refs 241 -system.cpu.icache.tags.avg_refs 18.112033 -system.cpu.icache.tags.warmup_cycle 0 -system.cpu.icache.tags.occ_blocks::cpu.inst 113.995886 -system.cpu.icache.tags.occ_percent::cpu.inst 0.055662 -system.cpu.icache.tags.occ_percent::total 0.055662 -system.cpu.icache.tags.occ_task_id_blocks::1024 240 -system.cpu.icache.tags.age_task_id_blocks_1024::0 95 -system.cpu.icache.tags.age_task_id_blocks_1024::1 145 -system.cpu.icache.tags.occ_task_id_percent::1024 0.117188 -system.cpu.icache.tags.tag_accesses 9453 -system.cpu.icache.tags.data_accesses 9453 -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 28648500 -system.cpu.icache.ReadReq_hits::cpu.inst 4365 -system.cpu.icache.ReadReq_hits::total 4365 -system.cpu.icache.demand_hits::cpu.inst 4365 -system.cpu.icache.demand_hits::total 4365 -system.cpu.icache.overall_hits::cpu.inst 4365 -system.cpu.icache.overall_hits::total 4365 -system.cpu.icache.ReadReq_misses::cpu.inst 241 -system.cpu.icache.ReadReq_misses::total 241 -system.cpu.icache.demand_misses::cpu.inst 241 -system.cpu.icache.demand_misses::total 241 -system.cpu.icache.overall_misses::cpu.inst 241 -system.cpu.icache.overall_misses::total 241 -system.cpu.icache.ReadReq_miss_latency::cpu.inst 14404500 -system.cpu.icache.ReadReq_miss_latency::total 14404500 -system.cpu.icache.demand_miss_latency::cpu.inst 14404500 -system.cpu.icache.demand_miss_latency::total 14404500 -system.cpu.icache.overall_miss_latency::cpu.inst 14404500 -system.cpu.icache.overall_miss_latency::total 14404500 -system.cpu.icache.ReadReq_accesses::cpu.inst 4606 -system.cpu.icache.ReadReq_accesses::total 4606 -system.cpu.icache.demand_accesses::cpu.inst 4606 -system.cpu.icache.demand_accesses::total 4606 -system.cpu.icache.overall_accesses::cpu.inst 4606 -system.cpu.icache.overall_accesses::total 4606 -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.052323 -system.cpu.icache.ReadReq_miss_rate::total 0.052323 -system.cpu.icache.demand_miss_rate::cpu.inst 0.052323 -system.cpu.icache.demand_miss_rate::total 0.052323 -system.cpu.icache.overall_miss_rate::cpu.inst 0.052323 -system.cpu.icache.overall_miss_rate::total 0.052323 -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 59769.709544 -system.cpu.icache.ReadReq_avg_miss_latency::total 59769.709544 -system.cpu.icache.demand_avg_miss_latency::cpu.inst 59769.709544 -system.cpu.icache.demand_avg_miss_latency::total 59769.709544 -system.cpu.icache.overall_avg_miss_latency::cpu.inst 59769.709544 -system.cpu.icache.overall_avg_miss_latency::total 59769.709544 -system.cpu.icache.blocked_cycles::no_mshrs 0 -system.cpu.icache.blocked_cycles::no_targets 0 -system.cpu.icache.blocked::no_mshrs 0 -system.cpu.icache.blocked::no_targets 0 -system.cpu.icache.avg_blocked_cycles::no_mshrs nan -system.cpu.icache.avg_blocked_cycles::no_targets nan -system.cpu.icache.writebacks::writebacks 1 -system.cpu.icache.writebacks::total 1 -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 241 -system.cpu.icache.ReadReq_mshr_misses::total 241 -system.cpu.icache.demand_mshr_misses::cpu.inst 241 -system.cpu.icache.demand_mshr_misses::total 241 -system.cpu.icache.overall_mshr_misses::cpu.inst 241 -system.cpu.icache.overall_mshr_misses::total 241 -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 14163500 -system.cpu.icache.ReadReq_mshr_miss_latency::total 14163500 -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 14163500 -system.cpu.icache.demand_mshr_miss_latency::total 14163500 -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 14163500 -system.cpu.icache.overall_mshr_miss_latency::total 14163500 -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.052323 -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.052323 -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.052323 -system.cpu.icache.demand_mshr_miss_rate::total 0.052323 -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.052323 -system.cpu.icache.overall_mshr_miss_rate::total 0.052323 -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 58769.709544 -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58769.709544 -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 58769.709544 -system.cpu.icache.demand_avg_mshr_miss_latency::total 58769.709544 -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 58769.709544 -system.cpu.icache.overall_avg_mshr_miss_latency::total 58769.709544 -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 28648500 -system.cpu.l2cache.tags.replacements 0 -system.cpu.l2cache.tags.tagsinuse 180.559791 -system.cpu.l2cache.tags.total_refs 32 -system.cpu.l2cache.tags.sampled_refs 350 -system.cpu.l2cache.tags.avg_refs 0.091429 -system.cpu.l2cache.tags.warmup_cycle 0 -system.cpu.l2cache.tags.occ_blocks::cpu.inst 105.285464 -system.cpu.l2cache.tags.occ_blocks::cpu.data 75.274327 -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.003213 -system.cpu.l2cache.tags.occ_percent::cpu.data 0.002297 -system.cpu.l2cache.tags.occ_percent::total 0.005510 -system.cpu.l2cache.tags.occ_task_id_blocks::1024 350 -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 119 -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 231 -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.010681 -system.cpu.l2cache.tags.tag_accesses 3406 -system.cpu.l2cache.tags.data_accesses 3406 -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 28648500 -system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 16 -system.cpu.l2cache.ReadCleanReq_hits::total 16 -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 16 -system.cpu.l2cache.ReadSharedReq_hits::total 16 -system.cpu.l2cache.demand_hits::cpu.inst 16 -system.cpu.l2cache.demand_hits::cpu.data 16 -system.cpu.l2cache.demand_hits::total 32 -system.cpu.l2cache.overall_hits::cpu.inst 16 -system.cpu.l2cache.overall_hits::cpu.data 16 -system.cpu.l2cache.overall_hits::total 32 -system.cpu.l2cache.ReadExReq_misses::cpu.data 43 -system.cpu.l2cache.ReadExReq_misses::total 43 -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 225 -system.cpu.l2cache.ReadCleanReq_misses::total 225 -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 82 -system.cpu.l2cache.ReadSharedReq_misses::total 82 -system.cpu.l2cache.demand_misses::cpu.inst 225 -system.cpu.l2cache.demand_misses::cpu.data 125 -system.cpu.l2cache.demand_misses::total 350 -system.cpu.l2cache.overall_misses::cpu.inst 225 -system.cpu.l2cache.overall_misses::cpu.data 125 -system.cpu.l2cache.overall_misses::total 350 -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2601500 -system.cpu.l2cache.ReadExReq_miss_latency::total 2601500 -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 13618000 -system.cpu.l2cache.ReadCleanReq_miss_latency::total 13618000 -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 4961000 -system.cpu.l2cache.ReadSharedReq_miss_latency::total 4961000 -system.cpu.l2cache.demand_miss_latency::cpu.inst 13618000 -system.cpu.l2cache.demand_miss_latency::cpu.data 7562500 -system.cpu.l2cache.demand_miss_latency::total 21180500 -system.cpu.l2cache.overall_miss_latency::cpu.inst 13618000 -system.cpu.l2cache.overall_miss_latency::cpu.data 7562500 -system.cpu.l2cache.overall_miss_latency::total 21180500 -system.cpu.l2cache.ReadExReq_accesses::cpu.data 43 -system.cpu.l2cache.ReadExReq_accesses::total 43 -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 241 -system.cpu.l2cache.ReadCleanReq_accesses::total 241 -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 98 -system.cpu.l2cache.ReadSharedReq_accesses::total 98 -system.cpu.l2cache.demand_accesses::cpu.inst 241 -system.cpu.l2cache.demand_accesses::cpu.data 141 -system.cpu.l2cache.demand_accesses::total 382 -system.cpu.l2cache.overall_accesses::cpu.inst 241 -system.cpu.l2cache.overall_accesses::cpu.data 141 -system.cpu.l2cache.overall_accesses::total 382 -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 -system.cpu.l2cache.ReadExReq_miss_rate::total 1 -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.933610 -system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.933610 -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.836735 -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.836735 -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.933610 -system.cpu.l2cache.demand_miss_rate::cpu.data 0.886525 -system.cpu.l2cache.demand_miss_rate::total 0.916230 -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.933610 -system.cpu.l2cache.overall_miss_rate::cpu.data 0.886525 -system.cpu.l2cache.overall_miss_rate::total 0.916230 -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60500 -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60500 -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60524.444444 -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60524.444444 -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60500 -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60500 -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60524.444444 -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60500 -system.cpu.l2cache.demand_avg_miss_latency::total 60515.714286 -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60524.444444 -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60500 -system.cpu.l2cache.overall_avg_miss_latency::total 60515.714286 -system.cpu.l2cache.blocked_cycles::no_mshrs 0 -system.cpu.l2cache.blocked_cycles::no_targets 0 -system.cpu.l2cache.blocked::no_mshrs 0 -system.cpu.l2cache.blocked::no_targets 0 -system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan -system.cpu.l2cache.avg_blocked_cycles::no_targets nan -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 43 -system.cpu.l2cache.ReadExReq_mshr_misses::total 43 -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 225 -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 225 -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 82 -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 82 -system.cpu.l2cache.demand_mshr_misses::cpu.inst 225 -system.cpu.l2cache.demand_mshr_misses::cpu.data 125 -system.cpu.l2cache.demand_mshr_misses::total 350 -system.cpu.l2cache.overall_mshr_misses::cpu.inst 225 -system.cpu.l2cache.overall_mshr_misses::cpu.data 125 -system.cpu.l2cache.overall_mshr_misses::total 350 -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2171500 -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2171500 -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 11368000 -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 11368000 -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 4141000 -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 4141000 -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 11368000 -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6312500 -system.cpu.l2cache.demand_mshr_miss_latency::total 17680500 -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 11368000 -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6312500 -system.cpu.l2cache.overall_mshr_miss_latency::total 17680500 -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.933610 -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.933610 -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.836735 -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.836735 -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.933610 -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.886525 -system.cpu.l2cache.demand_mshr_miss_rate::total 0.916230 -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.933610 -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.886525 -system.cpu.l2cache.overall_mshr_miss_rate::total 0.916230 -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50500 -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50500 -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50524.444444 -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50524.444444 -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50500 -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50500 -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50524.444444 -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50500 -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50515.714286 -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50524.444444 -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50500 -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50515.714286 -system.cpu.toL2Bus.snoop_filter.tot_requests 383 -system.cpu.toL2Bus.snoop_filter.hit_single_requests 32 -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 1 -system.cpu.toL2Bus.snoop_filter.tot_snoops 0 -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 -system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 28648500 -system.cpu.toL2Bus.trans_dist::ReadResp 339 -system.cpu.toL2Bus.trans_dist::WritebackClean 1 -system.cpu.toL2Bus.trans_dist::ReadExReq 43 -system.cpu.toL2Bus.trans_dist::ReadExResp 43 -system.cpu.toL2Bus.trans_dist::ReadCleanReq 241 -system.cpu.toL2Bus.trans_dist::ReadSharedReq 98 -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 483 -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 282 -system.cpu.toL2Bus.pkt_count::total 765 -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 15488 -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9024 -system.cpu.toL2Bus.pkt_size::total 24512 -system.cpu.toL2Bus.snoops 0 -system.cpu.toL2Bus.snoopTraffic 0 -system.cpu.toL2Bus.snoop_fanout::samples 382 -system.cpu.toL2Bus.snoop_fanout::mean 0.083770 -system.cpu.toL2Bus.snoop_fanout::stdev 0.277405 -system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% -system.cpu.toL2Bus.snoop_fanout::0 350 91.62% 91.62% -system.cpu.toL2Bus.snoop_fanout::1 32 8.38% 100.00% -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% -system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% -system.cpu.toL2Bus.snoop_fanout::min_value 0 -system.cpu.toL2Bus.snoop_fanout::max_value 1 -system.cpu.toL2Bus.snoop_fanout::total 382 -system.cpu.toL2Bus.reqLayer0.occupancy 192500 -system.cpu.toL2Bus.reqLayer0.utilization 0.7 -system.cpu.toL2Bus.respLayer0.occupancy 361500 -system.cpu.toL2Bus.respLayer0.utilization 1.3 -system.cpu.toL2Bus.respLayer1.occupancy 211500 -system.cpu.toL2Bus.respLayer1.utilization 0.7 -system.membus.snoop_filter.tot_requests 350 -system.membus.snoop_filter.hit_single_requests 0 -system.membus.snoop_filter.hit_multi_requests 0 -system.membus.snoop_filter.tot_snoops 0 -system.membus.snoop_filter.hit_single_snoops 0 -system.membus.snoop_filter.hit_multi_snoops 0 -system.membus.pwrStateResidencyTicks::UNDEFINED 28648500 -system.membus.trans_dist::ReadResp 307 -system.membus.trans_dist::ReadExReq 43 -system.membus.trans_dist::ReadExResp 43 -system.membus.trans_dist::ReadSharedReq 307 -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 700 -system.membus.pkt_count::total 700 -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22400 -system.membus.pkt_size::total 22400 -system.membus.snoops 0 -system.membus.snoopTraffic 0 -system.membus.snoop_fanout::samples 350 -system.membus.snoop_fanout::mean 0 -system.membus.snoop_fanout::stdev 0 -system.membus.snoop_fanout::underflows 0 0.00% 0.00% -system.membus.snoop_fanout::0 350 100.00% 100.00% -system.membus.snoop_fanout::1 0 0.00% 100.00% -system.membus.snoop_fanout::overflows 0 0.00% 100.00% -system.membus.snoop_fanout::min_value 0 -system.membus.snoop_fanout::max_value 0 -system.membus.snoop_fanout::total 350 -system.membus.reqLayer0.occupancy 355500 -system.membus.reqLayer0.utilization 1.2 -system.membus.respLayer1.occupancy 1750000 -system.membus.respLayer1.utilization 6.1 - ----------- End Simulation Statistics ---------- |