diff options
Diffstat (limited to 'tests/quick/se/00.hello/ref/mips/linux/o3-timing')
-rwxr-xr-x | tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout | 8 | ||||
-rw-r--r-- | tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt | 942 |
2 files changed, 476 insertions, 474 deletions
diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout index 811ca2575..fea443199 100755 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout @@ -1,9 +1,11 @@ +Redirecting stdout to build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing/simout +Redirecting stderr to build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing/simerr gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Mar 13 2016 22:42:39 -gem5 started Mar 13 2016 22:47:14 -gem5 executing on phenom, pid 19880 +gem5 compiled Mar 14 2016 22:04:10 +gem5 started Mar 14 2016 22:06:34 +gem5 executing on phenom, pid 29859 command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing -re /home/stever/hg/m5sim.org/gem5/tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/o3-timing Global frequency set at 1000000000000 ticks per second diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt index 7fc5ea5ec..27cfa20b6 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt @@ -4,39 +4,39 @@ sim_seconds 0.000022 # Nu sim_ticks 22454000 # Number of ticks simulated final_tick 22454000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 18374 # Simulator instruction rate (inst/s) -host_op_rate 18373 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 82737910 # Simulator tick rate (ticks/s) -host_mem_usage 226740 # Number of bytes of host memory used -host_seconds 0.27 # Real time elapsed on the host -sim_insts 4986 # Number of instructions simulated -sim_ops 4986 # Number of ops (including micro ops) simulated +host_inst_rate 22135 # Simulator instruction rate (inst/s) +host_op_rate 22134 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 99411388 # Simulator tick rate (ticks/s) +host_mem_usage 226732 # Number of bytes of host memory used +host_seconds 0.23 # Real time elapsed on the host +sim_insts 4999 # Number of instructions simulated +sim_ops 4999 # Number of ops (including micro ops) simulated system.voltage_domain.voltage 1 # Voltage in Volts system.clk_domain.clock 1000 # Clock period in ticks system.physmem.bytes_read::cpu.inst 20992 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9024 # Number of bytes read from this memory -system.physmem.bytes_read::total 30016 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 8960 # Number of bytes read from this memory +system.physmem.bytes_read::total 29952 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 20992 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 20992 # Number of instructions bytes read from this memory system.physmem.num_reads::cpu.inst 328 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 141 # Number of read requests responded to by this memory -system.physmem.num_reads::total 469 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 140 # Number of read requests responded to by this memory +system.physmem.num_reads::total 468 # Number of read requests responded to by this memory system.physmem.bw_read::cpu.inst 934889107 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 401888305 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1336777412 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 399038033 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1333927140 # Total read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::cpu.inst 934889107 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_inst_read::total 934889107 # Instruction read bandwidth from this memory (bytes/s) system.physmem.bw_total::cpu.inst 934889107 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 401888305 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1336777412 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 469 # Number of read requests accepted +system.physmem.bw_total::cpu.data 399038033 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1333927140 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 468 # Number of read requests accepted system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 469 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.readBursts 468 # Number of DRAM read bursts, including those serviced by the write queue system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 30016 # Total number of bytes read from DRAM +system.physmem.bytesReadDRAM 29952 # Total number of bytes read from DRAM system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 30016 # Total read bytes from the system interface side +system.physmem.bytesReadSys 29952 # Total read bytes from the system interface side system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one @@ -55,7 +55,7 @@ system.physmem.perBankRdBursts::10 43 # Pe system.physmem.perBankRdBursts::11 20 # Per bank write bursts system.physmem.perBankRdBursts::12 51 # Per bank write bursts system.physmem.perBankRdBursts::13 29 # Per bank write bursts -system.physmem.perBankRdBursts::14 78 # Per bank write bursts +system.physmem.perBankRdBursts::14 77 # Per bank write bursts system.physmem.perBankRdBursts::15 7 # Per bank write bursts system.physmem.perBankWrBursts::0 0 # Per bank write bursts system.physmem.perBankWrBursts::1 0 # Per bank write bursts @@ -82,7 +82,7 @@ system.physmem.readPktSize::2 0 # Re system.physmem.readPktSize::3 0 # Read request sizes (log2) system.physmem.readPktSize::4 0 # Read request sizes (log2) system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 469 # Read request sizes (log2) +system.physmem.readPktSize::6 468 # Read request sizes (log2) system.physmem.writePktSize::0 0 # Write request sizes (log2) system.physmem.writePktSize::1 0 # Write request sizes (log2) system.physmem.writePktSize::2 0 # Write request sizes (log2) @@ -90,10 +90,10 @@ system.physmem.writePktSize::3 0 # Wr system.physmem.writePktSize::4 0 # Write request sizes (log2) system.physmem.writePktSize::5 0 # Write request sizes (log2) system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 273 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::0 274 # What read queue length does an incoming req see system.physmem.rdQLenPdf::1 135 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 41 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 16 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 40 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 15 # What read queue length does an incoming req see system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see @@ -186,79 +186,79 @@ system.physmem.wrQLenPdf::60 0 # Wh system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 104 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 262.153846 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 180.926322 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 251.694944 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 29 27.88% 27.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 32 30.77% 58.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 20 19.23% 77.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 9 8.65% 86.54% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 4 3.85% 90.38% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 2 1.92% 92.31% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 1 0.96% 93.27% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 1 0.96% 94.23% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 6 5.77% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 104 # Bytes accessed per row activation -system.physmem.totQLat 4505500 # Total ticks spent queuing -system.physmem.totMemAccLat 13299250 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 2345000 # Total ticks spent in databus transfers -system.physmem.avgQLat 9606.61 # Average queueing delay per DRAM burst +system.physmem.bytesPerActivate::samples 103 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 264.077670 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 182.760997 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 252.156180 # Bytes accessed per row activation +system.physmem.bytesPerActivate::0-127 28 27.18% 27.18% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128-255 32 31.07% 58.25% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256-383 20 19.42% 77.67% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384-511 9 8.74% 86.41% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512-639 4 3.88% 90.29% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640-767 2 1.94% 92.23% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768-895 1 0.97% 93.20% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896-1023 1 0.97% 94.17% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024-1151 6 5.83% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 103 # Bytes accessed per row activation +system.physmem.totQLat 4465750 # Total ticks spent queuing +system.physmem.totMemAccLat 13240750 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 2340000 # Total ticks spent in databus transfers +system.physmem.avgQLat 9542.20 # Average queueing delay per DRAM burst system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 28356.61 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 1336.78 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgMemAccLat 28292.20 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 1333.93 # Average DRAM read bandwidth in MiByte/s system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 1336.78 # Average system read bandwidth in MiByte/s +system.physmem.avgRdBWSys 1333.93 # Average system read bandwidth in MiByte/s system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 10.44 # Data bus utilization in percentage -system.physmem.busUtilRead 10.44 # Data bus utilization in percentage for reads +system.physmem.busUtil 10.42 # Data bus utilization in percentage +system.physmem.busUtilRead 10.42 # Data bus utilization in percentage for reads system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.73 # Average read queue length when enqueuing +system.physmem.avgRdQLen 1.72 # Average read queue length when enqueuing system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing system.physmem.readRowHits 355 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 75.69 # Row buffer hit rate for reads +system.physmem.readRowHitRate 75.85 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 47690.83 # Average gap between requests -system.physmem.pageHitRate 75.69 # Row buffer hit rate, read and write combined +system.physmem.avgGap 47792.74 # Average gap between requests +system.physmem.pageHitRate 75.85 # Row buffer hit rate, read and write combined system.physmem_0.actEnergy 128520 # Energy for activate commands per rank (pJ) system.physmem_0.preEnergy 70125 # Energy for precharge commands per rank (pJ) system.physmem_0.readEnergy 530400 # Energy for read commands per rank (pJ) system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) system.physmem_0.refreshEnergy 1017120 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 9542655 # Energy for active background per rank (pJ) +system.physmem_0.actBackEnergy 9540945 # Energy for active background per rank (pJ) system.physmem_0.preBackEnergy 1130250 # Energy for precharge background per rank (pJ) -system.physmem_0.totalEnergy 12419070 # Total energy per rank (pJ) -system.physmem_0.averagePower 784.279760 # Core power per rank (mW) +system.physmem_0.totalEnergy 12417360 # Total energy per rank (pJ) +system.physmem_0.averagePower 784.295595 # Core power per rank (mW) system.physmem_0.memoryStateTime::IDLE 1840500 # Time in different power states system.physmem_0.memoryStateTime::REF 520000 # Time in different power states system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states -system.physmem_0.memoryStateTime::ACT 13487750 # Time in different power states +system.physmem_0.memoryStateTime::ACT 13485750 # Time in different power states system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states -system.physmem_1.actEnergy 514080 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 280500 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 2168400 # Energy for read commands per rank (pJ) +system.physmem_1.actEnergy 506520 # Energy for activate commands per rank (pJ) +system.physmem_1.preEnergy 276375 # Energy for precharge commands per rank (pJ) +system.physmem_1.readEnergy 2160600 # Energy for read commands per rank (pJ) system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) system.physmem_1.refreshEnergy 1017120 # Energy for refresh commands per rank (pJ) system.physmem_1.actBackEnergy 10730250 # Energy for active background per rank (pJ) system.physmem_1.preBackEnergy 87000 # Energy for precharge background per rank (pJ) -system.physmem_1.totalEnergy 14797350 # Total energy per rank (pJ) -system.physmem_1.averagePower 934.618664 # Core power per rank (mW) +system.physmem_1.totalEnergy 14777865 # Total energy per rank (pJ) +system.physmem_1.averagePower 933.387968 # Core power per rank (mW) system.physmem_1.memoryStateTime::IDLE 103500 # Time in different power states system.physmem_1.memoryStateTime::REF 520000 # Time in different power states system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states system.physmem_1.memoryStateTime::ACT 15222750 # Time in different power states system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states -system.cpu.branchPred.lookups 2031 # Number of BP lookups -system.cpu.branchPred.condPredicted 1362 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 402 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 1641 # Number of BTB lookups -system.cpu.branchPred.BTBHits 605 # Number of BTB hits +system.cpu.branchPred.lookups 2026 # Number of BP lookups +system.cpu.branchPred.condPredicted 1358 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 403 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 1632 # Number of BTB lookups +system.cpu.branchPred.BTBHits 603 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 36.867764 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 242 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 66 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 36.948529 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 244 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 68 # Number of incorrect RAS predictions. system.cpu_clk_domain.clock 500 # Clock period in ticks system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses @@ -282,83 +282,83 @@ system.cpu.workload.num_syscalls 7 # Nu system.cpu.numCycles 44909 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 8843 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 12328 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2031 # Number of branches that fetch encountered +system.cpu.fetch.icacheStallCycles 8846 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 12312 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2026 # Number of branches that fetch encountered system.cpu.fetch.predictedBranches 847 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 4817 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 822 # Number of cycles fetch has spent squashing -system.cpu.fetch.PendingTrapStallCycles 190 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 1979 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 255 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 14261 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 0.864456 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.133927 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.Cycles 4822 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 824 # Number of cycles fetch has spent squashing +system.cpu.fetch.PendingTrapStallCycles 205 # Number of stall cycles due to pending traps +system.cpu.fetch.CacheLines 1982 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 254 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 14285 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.861883 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.130483 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 10999 77.13% 77.13% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1480 10.38% 87.50% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 118 0.83% 88.33% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 169 1.19% 89.52% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 282 1.98% 91.49% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 102 0.72% 92.21% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 134 0.94% 93.15% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 153 1.07% 94.22% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 824 5.78% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 11018 77.13% 77.13% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1489 10.42% 87.55% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 118 0.83% 88.38% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 170 1.19% 89.57% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 281 1.97% 91.54% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 100 0.70% 92.24% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 134 0.94% 93.17% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 151 1.06% 94.23% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 824 5.77% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 14261 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.045225 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.274511 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 8380 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 2677 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 2707 # Number of cycles decode is running +system.cpu.fetch.rateDist::total 14285 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.045113 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.274154 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 8398 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 2675 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2714 # Number of cycles decode is running system.cpu.decode.UnblockCycles 126 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 371 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 167 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 41 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 11351 # Number of instructions handled by decode +system.cpu.decode.SquashCycles 372 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 164 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 40 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 11356 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 162 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 371 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 8518 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 542 # Number of cycles rename is blocking +system.cpu.rename.SquashCycles 372 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 8537 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 540 # Number of cycles rename is blocking system.cpu.rename.serializeStallCycles 996 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2675 # Number of cycles rename is running +system.cpu.rename.RunCycles 2681 # Number of cycles rename is running system.cpu.rename.UnblockCycles 1159 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 10918 # Number of instructions processed by rename +system.cpu.rename.RenamedInsts 10925 # Number of instructions processed by rename system.cpu.rename.ROBFullEvents 4 # Number of times rename has blocked due to ROB full system.cpu.rename.IQFullEvents 4 # Number of times rename has blocked due to IQ full system.cpu.rename.LQFullEvents 179 # Number of times rename has blocked due to LQ full system.cpu.rename.SQFullEvents 954 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 6512 # Number of destination operands rename has renamed +system.cpu.rename.RenamedOperands 6515 # Number of destination operands rename has renamed system.cpu.rename.RenameLookups 12905 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 12683 # Number of integer rename lookups +system.cpu.rename.int_rename_lookups 12681 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 3 # Number of floating rename lookups -system.cpu.rename.CommittedMaps 3282 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 3230 # Number of HB maps that are undone due to squashing +system.cpu.rename.CommittedMaps 3292 # Number of HB maps that are committed +system.cpu.rename.UndoneMaps 3223 # Number of HB maps that are undone due to squashing system.cpu.rename.serializingInsts 14 # count of serializing insts renamed system.cpu.rename.tempSerializingInsts 10 # count of temporary serializing insts renamed system.cpu.rename.skidInsts 314 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2295 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedLoads 2297 # Number of loads inserted to the mem dependence unit. system.cpu.memDep0.insertedStores 1159 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 2 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 8632 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqInstsAdded 8637 # Number of instructions added to the IQ (excludes non-spec) system.cpu.iq.iqNonSpecInstsAdded 11 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 7937 # Number of instructions issued +system.cpu.iq.iqInstsIssued 7943 # Number of instructions issued system.cpu.iq.iqSquashedInstsIssued 20 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 3656 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 1608 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedInstsExamined 3648 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 1606 # Number of squashed operands that are examined and possibly removed from graph system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 14261 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.556553 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.276985 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::samples 14285 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.556038 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.275658 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 10981 77.00% 77.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1321 9.26% 86.26% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 733 5.14% 91.40% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 439 3.08% 94.48% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 350 2.45% 96.94% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 10995 76.97% 76.97% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1332 9.32% 86.29% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 734 5.14% 91.43% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 438 3.07% 94.50% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 349 2.44% 96.94% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::5 277 1.94% 98.88% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::6 91 0.64% 99.52% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::7 50 0.35% 99.87% # Number of insts issued each cycle @@ -366,7 +366,7 @@ system.cpu.iq.issued_per_cycle::8 19 0.13% 100.00% # Nu system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 14261 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 14285 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available system.cpu.iq.fu_full::IntAlu 6 3.41% 3.41% # attempts to use FU when none available system.cpu.iq.fu_full::IntMult 0 0.00% 3.41% # attempts to use FU when none available @@ -402,54 +402,54 @@ system.cpu.iq.fu_full::MemWrite 58 32.95% 100.00% # at system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 4719 59.46% 59.46% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 4723 59.46% 59.46% # Type of FU issued system.cpu.iq.FU_type_0::IntMult 4 0.05% 59.51% # Type of FU issued system.cpu.iq.FU_type_0::IntDiv 1 0.01% 59.52% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.03% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.54% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2143 27.00% 86.54% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1068 13.46% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.03% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.55% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2145 27.00% 86.55% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1068 13.45% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 7937 # Type of FU issued -system.cpu.iq.rate 0.176735 # Inst issue rate +system.cpu.iq.FU_type_0::total 7943 # Type of FU issued +system.cpu.iq.rate 0.176869 # Inst issue rate system.cpu.iq.fu_busy_cnt 176 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.022175 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 30327 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 12306 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 7277 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fu_busy_rate 0.022158 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 30363 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 12303 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 7281 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 8111 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 8117 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses system.cpu.iew.lsq.thread0.forwLoads 89 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1163 # Number of loads squashed +system.cpu.iew.lsq.thread0.squashedLoads 1162 # Number of loads squashed system.cpu.iew.lsq.thread0.ignoredResponses 8 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 10 # Number of memory ordering violations system.cpu.iew.lsq.thread0.squashedStores 258 # Number of stores squashed @@ -458,179 +458,179 @@ system.cpu.iew.lsq.thread0.blockedLoads 0 # Nu system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 22 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 371 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 425 # Number of cycles IEW is blocking +system.cpu.iew.iewSquashCycles 372 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 422 # Number of cycles IEW is blocking system.cpu.iew.iewUnblockCycles 88 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 10126 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 130 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2295 # Number of dispatched load instructions +system.cpu.iew.iewDispatchedInsts 10138 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 138 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2297 # Number of dispatched load instructions system.cpu.iew.iewDispStoreInsts 1159 # Number of dispatched store instructions system.cpu.iew.iewDispNonSpecInsts 11 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 89 # Number of times the LSQ has become full, causing a stall system.cpu.iew.memOrderViolationEvents 10 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 98 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 321 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.predictedTakenIncorrect 100 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 319 # Number of branches that were predicted not taken incorrectly system.cpu.iew.branchMispredicts 419 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 7671 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2045 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 266 # Number of squashed instructions skipped in execute +system.cpu.iew.iewExecutedInsts 7674 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2046 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 269 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1483 # number of nop insts executed -system.cpu.iew.exec_refs 3098 # number of memory reference insts executed -system.cpu.iew.exec_branches 1353 # Number of branches executed +system.cpu.iew.exec_nop 1490 # number of nop insts executed +system.cpu.iew.exec_refs 3099 # number of memory reference insts executed +system.cpu.iew.exec_branches 1356 # Number of branches executed system.cpu.iew.exec_stores 1053 # Number of stores executed -system.cpu.iew.exec_rate 0.170812 # Inst execution rate -system.cpu.iew.wb_sent 7354 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 7279 # cumulative count of insts written-back -system.cpu.iew.wb_producers 2832 # num instructions producing a value -system.cpu.iew.wb_consumers 4198 # num instructions consuming a value -system.cpu.iew.wb_rate 0.162083 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.674607 # average fanout of values written-back -system.cpu.commit.commitSquashedInsts 4505 # The number of squashed insts skipped by commit +system.cpu.iew.exec_rate 0.170879 # Inst execution rate +system.cpu.iew.wb_sent 7358 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 7283 # cumulative count of insts written-back +system.cpu.iew.wb_producers 2837 # num instructions producing a value +system.cpu.iew.wb_consumers 4202 # num instructions consuming a value +system.cpu.iew.wb_rate 0.162172 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.675155 # average fanout of values written-back +system.cpu.commit.commitSquashedInsts 4500 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 9 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 362 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 13468 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.417508 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.246465 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 363 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 13494 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.417964 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.246672 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 11324 84.08% 84.08% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 857 6.36% 90.44% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 503 3.73% 94.18% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 247 1.83% 96.01% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 153 1.14% 97.15% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 168 1.25% 98.40% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 61 0.45% 98.85% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 39 0.29% 99.14% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 116 0.86% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 11340 84.04% 84.04% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 862 6.39% 90.43% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 508 3.76% 94.19% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 248 1.84% 96.03% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 152 1.13% 97.15% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 167 1.24% 98.39% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 61 0.45% 98.84% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 39 0.29% 99.13% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 117 0.87% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 13468 # Number of insts commited each cycle -system.cpu.commit.committedInsts 5623 # Number of instructions committed -system.cpu.commit.committedOps 5623 # Number of ops (including micro ops) committed +system.cpu.commit.committed_per_cycle::total 13494 # Number of insts commited each cycle +system.cpu.commit.committedInsts 5640 # Number of instructions committed +system.cpu.commit.committedOps 5640 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 2033 # Number of memory references committed -system.cpu.commit.loads 1132 # Number of loads committed +system.cpu.commit.refs 2036 # Number of memory references committed +system.cpu.commit.loads 1135 # Number of loads committed system.cpu.commit.membars 0 # Number of memory barriers committed -system.cpu.commit.branches 883 # Number of branches committed +system.cpu.commit.branches 886 # Number of branches committed system.cpu.commit.fp_insts 2 # Number of committed floating point instructions. -system.cpu.commit.int_insts 4942 # Number of committed integer instructions. +system.cpu.commit.int_insts 4955 # Number of committed integer instructions. system.cpu.commit.function_calls 85 # Number of function calls committed. -system.cpu.commit.op_class_0::No_OpClass 637 11.33% 11.33% # Class of committed instruction -system.cpu.commit.op_class_0::IntAlu 2949 52.45% 63.77% # Class of committed instruction -system.cpu.commit.op_class_0::IntMult 2 0.04% 63.81% # Class of committed instruction -system.cpu.commit.op_class_0::IntDiv 0 0.00% 63.81% # Class of committed instruction -system.cpu.commit.op_class_0::FloatAdd 2 0.04% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::FloatMult 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdMult 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdShift 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.84% # Class of committed instruction -system.cpu.commit.op_class_0::MemRead 1132 20.13% 83.98% # Class of committed instruction -system.cpu.commit.op_class_0::MemWrite 901 16.02% 100.00% # Class of committed instruction +system.cpu.commit.op_class_0::No_OpClass 641 11.37% 11.37% # Class of committed instruction +system.cpu.commit.op_class_0::IntAlu 2959 52.46% 63.83% # Class of committed instruction +system.cpu.commit.op_class_0::IntMult 2 0.04% 63.87% # Class of committed instruction +system.cpu.commit.op_class_0::IntDiv 0 0.00% 63.87% # Class of committed instruction +system.cpu.commit.op_class_0::FloatAdd 2 0.04% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::FloatCmp 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::FloatCvt 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::FloatMult 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdMult 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdShift 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.90% # Class of committed instruction +system.cpu.commit.op_class_0::MemRead 1135 20.12% 84.02% # Class of committed instruction +system.cpu.commit.op_class_0::MemWrite 901 15.98% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu.commit.op_class_0::total 5623 # Class of committed instruction -system.cpu.commit.bw_lim_events 116 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 23467 # The number of ROB reads -system.cpu.rob.rob_writes 21056 # The number of ROB writes +system.cpu.commit.op_class_0::total 5640 # Class of committed instruction +system.cpu.commit.bw_lim_events 117 # number cycles where commit BW limit reached +system.cpu.rob.rob_reads 23504 # The number of ROB reads +system.cpu.rob.rob_writes 21078 # The number of ROB writes system.cpu.timesIdled 265 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 30648 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 4986 # Number of Instructions Simulated -system.cpu.committedOps 4986 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 9.007020 # CPI: Cycles Per Instruction -system.cpu.cpi_total 9.007020 # CPI: Total CPI of All Threads -system.cpu.ipc 0.111025 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.111025 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 10419 # number of integer regfile reads -system.cpu.int_regfile_writes 5064 # number of integer regfile writes +system.cpu.idleCycles 30624 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.committedInsts 4999 # Number of Instructions Simulated +system.cpu.committedOps 4999 # Number of Ops (including micro ops) Simulated +system.cpu.cpi 8.983597 # CPI: Cycles Per Instruction +system.cpu.cpi_total 8.983597 # CPI: Total CPI of All Threads +system.cpu.ipc 0.111314 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.111314 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 10422 # number of integer regfile reads +system.cpu.int_regfile_writes 5065 # number of integer regfile writes system.cpu.fp_regfile_reads 3 # number of floating regfile reads system.cpu.fp_regfile_writes 1 # number of floating regfile writes -system.cpu.misc_regfile_reads 158 # number of misc regfile reads +system.cpu.misc_regfile_reads 160 # number of misc regfile reads system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 90.676519 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 2302 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 141 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 16.326241 # Average number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 90.103369 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 2304 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 140 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 16.457143 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 90.676519 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.022138 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.022138 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 141 # Occupied blocks per task id +system.cpu.dcache.tags.occ_blocks::cpu.data 90.103369 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.021998 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.021998 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_task_id_blocks::1024 140 # Occupied blocks per task id system.cpu.dcache.tags.age_task_id_blocks_1024::0 36 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 105 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 0.034424 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 5765 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 5765 # Number of data accesses -system.cpu.dcache.ReadReq_hits::cpu.data 1746 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1746 # number of ReadReq hits +system.cpu.dcache.tags.age_task_id_blocks_1024::1 104 # Occupied blocks per task id +system.cpu.dcache.tags.occ_task_id_percent::1024 0.034180 # Percentage of cache occupancy per task id +system.cpu.dcache.tags.tag_accesses 5766 # Number of tag accesses +system.cpu.dcache.tags.data_accesses 5766 # Number of data accesses +system.cpu.dcache.ReadReq_hits::cpu.data 1748 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1748 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 556 # number of WriteReq hits system.cpu.dcache.WriteReq_hits::total 556 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 2302 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2302 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2302 # number of overall hits -system.cpu.dcache.overall_hits::total 2302 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 165 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 165 # number of ReadReq misses +system.cpu.dcache.demand_hits::cpu.data 2304 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2304 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2304 # number of overall hits +system.cpu.dcache.overall_hits::total 2304 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 164 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 164 # number of ReadReq misses system.cpu.dcache.WriteReq_misses::cpu.data 345 # number of WriteReq misses system.cpu.dcache.WriteReq_misses::total 345 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 510 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 510 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 510 # number of overall misses -system.cpu.dcache.overall_misses::total 510 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 11734000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 11734000 # number of ReadReq miss cycles +system.cpu.dcache.demand_misses::cpu.data 509 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 509 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 509 # number of overall misses +system.cpu.dcache.overall_misses::total 509 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 11628500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 11628500 # number of ReadReq miss cycles system.cpu.dcache.WriteReq_miss_latency::cpu.data 24014999 # number of WriteReq miss cycles system.cpu.dcache.WriteReq_miss_latency::total 24014999 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 35748999 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 35748999 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 35748999 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 35748999 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 1911 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 1911 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.demand_miss_latency::cpu.data 35643499 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 35643499 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 35643499 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 35643499 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 1912 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 1912 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 901 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 901 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2812 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2812 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2812 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2812 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.086342 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.086342 # miss rate for ReadReq accesses +system.cpu.dcache.demand_accesses::cpu.data 2813 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2813 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2813 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2813 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.085774 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.085774 # miss rate for ReadReq accesses system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.382908 # miss rate for WriteReq accesses system.cpu.dcache.WriteReq_miss_rate::total 0.382908 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.181366 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.181366 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.181366 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.181366 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 71115.151515 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 71115.151515 # average ReadReq miss latency +system.cpu.dcache.demand_miss_rate::cpu.data 0.180946 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.180946 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.180946 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.180946 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70905.487805 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 70905.487805 # average ReadReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69608.692754 # average WriteReq miss latency system.cpu.dcache.WriteReq_avg_miss_latency::total 69608.692754 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 70096.076471 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 70096.076471 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 70096.076471 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 70096.076471 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 70026.520629 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 70026.520629 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 70026.520629 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 70026.520629 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 587 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 10 # number of cycles access was blocked @@ -647,90 +647,90 @@ system.cpu.dcache.demand_mshr_hits::cpu.data 369 system.cpu.dcache.demand_mshr_hits::total 369 # number of demand (read+write) MSHR hits system.cpu.dcache.overall_mshr_hits::cpu.data 369 # number of overall MSHR hits system.cpu.dcache.overall_mshr_hits::total 369 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 91 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 91 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 90 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 50 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 50 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 141 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 141 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7594500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 7594500 # number of ReadReq MSHR miss cycles +system.cpu.dcache.demand_mshr_misses::cpu.data 140 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 140 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 140 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 140 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 7490000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 7490000 # number of ReadReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4083499 # number of WriteReq MSHR miss cycles system.cpu.dcache.WriteReq_mshr_miss_latency::total 4083499 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 11677999 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 11677999 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 11677999 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 11677999 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.047619 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.047619 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 11573499 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 11573499 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 11573499 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 11573499 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.047071 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.047071 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055494 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055494 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.050142 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.050142 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.050142 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.050142 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83456.043956 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83456.043956 # average ReadReq mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.049769 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.049769 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.049769 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.049769 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83222.222222 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83222.222222 # average ReadReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 81669.980000 # average WriteReq mshr miss latency system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81669.980000 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82822.687943 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 82822.687943 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82822.687943 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 82822.687943 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82667.850000 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 82667.850000 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82667.850000 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 82667.850000 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.icache.tags.replacements 17 # number of replacements -system.cpu.icache.tags.tagsinuse 156.413207 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 1547 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 156.353975 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 1550 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 331 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 4.673716 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 4.682779 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 156.413207 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.076374 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.076374 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_blocks::cpu.inst 156.353975 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.076345 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.076345 # Average percentage of cache occupancy system.cpu.icache.tags.occ_task_id_blocks::1024 314 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::0 146 # Occupied blocks per task id system.cpu.icache.tags.age_task_id_blocks_1024::1 168 # Occupied blocks per task id system.cpu.icache.tags.occ_task_id_percent::1024 0.153320 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 4289 # Number of tag accesses -system.cpu.icache.tags.data_accesses 4289 # Number of data accesses -system.cpu.icache.ReadReq_hits::cpu.inst 1547 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1547 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1547 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1547 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1547 # number of overall hits -system.cpu.icache.overall_hits::total 1547 # number of overall hits +system.cpu.icache.tags.tag_accesses 4295 # Number of tag accesses +system.cpu.icache.tags.data_accesses 4295 # Number of data accesses +system.cpu.icache.ReadReq_hits::cpu.inst 1550 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1550 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1550 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1550 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1550 # number of overall hits +system.cpu.icache.overall_hits::total 1550 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 432 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 432 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 432 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 432 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 432 # number of overall misses system.cpu.icache.overall_misses::total 432 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 32422500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 32422500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 32422500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 32422500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 32422500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 32422500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1979 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1979 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1979 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1979 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1979 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1979 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.218292 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.218292 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.218292 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.218292 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.218292 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.218292 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75052.083333 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 75052.083333 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 75052.083333 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 75052.083333 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 75052.083333 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 75052.083333 # average overall miss latency +system.cpu.icache.ReadReq_miss_latency::cpu.inst 32414500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 32414500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 32414500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 32414500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 32414500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 32414500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1982 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1982 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1982 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1982 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1982 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1982 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.217962 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.217962 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.217962 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.217962 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.217962 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.217962 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 75033.564815 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 75033.564815 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 75033.564815 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 75033.564815 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 75033.564815 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 75033.564815 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -753,42 +753,42 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 331 system.cpu.icache.demand_mshr_misses::total 331 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 331 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 331 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 25904500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 25904500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 25904500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 25904500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 25904500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 25904500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.167256 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.167256 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.167256 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.167256 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.167256 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.167256 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78261.329305 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78261.329305 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78261.329305 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 78261.329305 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78261.329305 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 78261.329305 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 25897500 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 25897500 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 25897500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 25897500 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 25897500 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 25897500 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.167003 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.167003 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.167003 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.167003 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.167003 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.167003 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78240.181269 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78240.181269 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78240.181269 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 78240.181269 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78240.181269 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 78240.181269 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 215.857139 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 215.242460 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 20 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 419 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.047733 # Average number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 418 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.047847 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 158.337319 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 57.519820 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004832 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.001755 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.006587 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 419 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_blocks::cpu.inst 158.278087 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 56.964373 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.004830 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.001738 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.006569 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_task_id_blocks::1024 418 # Occupied blocks per task id system.cpu.l2cache.tags.age_task_id_blocks_1024::0 184 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 235 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012787 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 4381 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 4381 # Number of data accesses +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 234 # Occupied blocks per task id +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.012756 # Percentage of cache occupancy per task id +system.cpu.l2cache.tags.tag_accesses 4372 # Number of tag accesses +system.cpu.l2cache.tags.data_accesses 4372 # Number of data accesses system.cpu.l2cache.WritebackClean_hits::writebacks 17 # number of WritebackClean hits system.cpu.l2cache.WritebackClean_hits::total 17 # number of WritebackClean hits system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 3 # number of ReadCleanReq hits @@ -801,40 +801,40 @@ system.cpu.l2cache.ReadExReq_misses::cpu.data 50 system.cpu.l2cache.ReadExReq_misses::total 50 # number of ReadExReq misses system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 328 # number of ReadCleanReq misses system.cpu.l2cache.ReadCleanReq_misses::total 328 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 91 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 91 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 90 # number of ReadSharedReq misses +system.cpu.l2cache.ReadSharedReq_misses::total 90 # number of ReadSharedReq misses system.cpu.l2cache.demand_misses::cpu.inst 328 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 141 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 469 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 140 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 468 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 328 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 141 # number of overall misses -system.cpu.l2cache.overall_misses::total 469 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 140 # number of overall misses +system.cpu.l2cache.overall_misses::total 468 # number of overall misses system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 4007500 # number of ReadExReq miss cycles system.cpu.l2cache.ReadExReq_miss_latency::total 4007500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 25375000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 25375000 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7455000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 7455000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 25375000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 11462500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 36837500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 25375000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 11462500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 36837500 # number of overall miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 25368000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadCleanReq_miss_latency::total 25368000 # number of ReadCleanReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 7352000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.ReadSharedReq_miss_latency::total 7352000 # number of ReadSharedReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 25368000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 11359500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 36727500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 25368000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 11359500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 36727500 # number of overall miss cycles system.cpu.l2cache.WritebackClean_accesses::writebacks 17 # number of WritebackClean accesses(hits+misses) system.cpu.l2cache.WritebackClean_accesses::total 17 # number of WritebackClean accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 50 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 50 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 331 # number of ReadCleanReq accesses(hits+misses) system.cpu.l2cache.ReadCleanReq_accesses::total 331 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 91 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 91 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 90 # number of ReadSharedReq accesses(hits+misses) +system.cpu.l2cache.ReadSharedReq_accesses::total 90 # number of ReadSharedReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 331 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 141 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 472 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 140 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 471 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 331 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 141 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 472 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 140 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 471 # number of overall (read+write) accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.990937 # miss rate for ReadCleanReq accesses @@ -843,22 +843,22 @@ system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.990937 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.993644 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.993631 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.990937 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.993644 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::total 0.993631 # miss rate for overall accesses system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 80150 # average ReadExReq miss latency system.cpu.l2cache.ReadExReq_avg_miss_latency::total 80150 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 77362.804878 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 77362.804878 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81923.076923 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81923.076923 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77362.804878 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81294.326241 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 78544.776119 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77362.804878 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81294.326241 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 78544.776119 # average overall miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 77341.463415 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 77341.463415 # average ReadCleanReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 81688.888889 # average ReadSharedReq miss latency +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81688.888889 # average ReadSharedReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 77341.463415 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81139.285714 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 78477.564103 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 77341.463415 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81139.285714 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 78477.564103 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -871,26 +871,26 @@ system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 50 system.cpu.l2cache.ReadExReq_mshr_misses::total 50 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 328 # number of ReadCleanReq MSHR misses system.cpu.l2cache.ReadCleanReq_mshr_misses::total 328 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 91 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 91 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 90 # number of ReadSharedReq MSHR misses +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 90 # number of ReadSharedReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 328 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 469 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 140 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 468 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 328 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 469 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 140 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 468 # number of overall MSHR misses system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3507500 # number of ReadExReq MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3507500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 22095000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 22095000 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6545000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 6545000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 22095000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10052500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 32147500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 22095000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10052500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 32147500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 22088000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 22088000 # number of ReadCleanReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 6452000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 6452000 # number of ReadSharedReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 22088000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 9959500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 32047500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 22088000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 9959500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 32047500 # number of overall MSHR miss cycles system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.990937 # mshr miss rate for ReadCleanReq accesses @@ -899,81 +899,81 @@ system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.990937 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.993644 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.993631 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.990937 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.993644 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::total 0.993631 # mshr miss rate for overall accesses system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 70150 # average ReadExReq mshr miss latency system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 70150 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67362.804878 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67362.804878 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71923.076923 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71923.076923 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67362.804878 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71294.326241 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68544.776119 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67362.804878 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71294.326241 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68544.776119 # average overall mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 67341.463415 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 67341.463415 # average ReadCleanReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 71688.888889 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71688.888889 # average ReadSharedReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67341.463415 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71139.285714 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68477.564103 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67341.463415 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71139.285714 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68477.564103 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate -system.cpu.toL2Bus.snoop_filter.tot_requests 489 # Total number of requests made to the snoop filter. +system.cpu.toL2Bus.snoop_filter.tot_requests 488 # Total number of requests made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_requests 17 # Number of requests hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.trans_dist::ReadResp 422 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 421 # Transaction distribution system.cpu.toL2Bus.trans_dist::WritebackClean 17 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 50 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 50 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadCleanReq 331 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 91 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadSharedReq 90 # Transaction distribution system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 679 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 282 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 961 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 280 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 959 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 22272 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9024 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 31296 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 8960 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_size::total 31232 # Cumulative packet size per connected master and slave (bytes) system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoop_fanout::samples 472 # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::samples 471 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::mean 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 472 100.00% 100.00% # Request fanout histogram +system.cpu.toL2Bus.snoop_fanout::0 471 100.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram system.cpu.toL2Bus.snoop_fanout::max_value 0 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 472 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 261500 # Layer occupancy (ticks) +system.cpu.toL2Bus.snoop_fanout::total 471 # Request fanout histogram +system.cpu.toL2Bus.reqLayer0.occupancy 261000 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 496500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 2.2 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 211500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 210000 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%) -system.membus.trans_dist::ReadResp 419 # Transaction distribution +system.membus.trans_dist::ReadResp 418 # Transaction distribution system.membus.trans_dist::ReadExReq 50 # Transaction distribution system.membus.trans_dist::ReadExResp 50 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 419 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 938 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 938 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 30016 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 30016 # Cumulative packet size per connected master and slave (bytes) +system.membus.trans_dist::ReadSharedReq 418 # Transaction distribution +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 936 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 936 # Packet count per connected master and slave (bytes) +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 29952 # Cumulative packet size per connected master and slave (bytes) +system.membus.pkt_size::total 29952 # Cumulative packet size per connected master and slave (bytes) system.membus.snoops 0 # Total snoops (count) -system.membus.snoop_fanout::samples 469 # Request fanout histogram +system.membus.snoop_fanout::samples 468 # Request fanout histogram system.membus.snoop_fanout::mean 0 # Request fanout histogram system.membus.snoop_fanout::stdev 0 # Request fanout histogram system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 469 100.00% 100.00% # Request fanout histogram +system.membus.snoop_fanout::0 468 100.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram system.membus.snoop_fanout::min_value 0 # Request fanout histogram system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 469 # Request fanout histogram -system.membus.reqLayer0.occupancy 581500 # Layer occupancy (ticks) +system.membus.snoop_fanout::total 468 # Request fanout histogram +system.membus.reqLayer0.occupancy 580000 # Layer occupancy (ticks) system.membus.reqLayer0.utilization 2.6 # Layer utilization (%) -system.membus.respLayer1.occupancy 2493500 # Layer occupancy (ticks) +system.membus.respLayer1.occupancy 2487500 # Layer occupancy (ticks) system.membus.respLayer1.utilization 11.1 # Layer utilization (%) ---------- End Simulation Statistics ---------- |