diff options
Diffstat (limited to 'tests/quick/se/00.hello/ref/mips')
9 files changed, 731 insertions, 731 deletions
diff --git a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini index ee123d638..3f1b44728 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini +++ b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/config.ini @@ -181,7 +181,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -213,7 +213,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.physmem.port[0] slave=system.system_port system.cpu.l2cache.mem_side diff --git a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/simout b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/simout index 40197f717..3e33cecf6 100755 --- a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/simout +++ b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jun 4 2012 11:58:11 -gem5 started Jun 4 2012 14:43:16 +gem5 compiled Jul 2 2012 08:47:33 +gem5 started Jul 2 2012 11:28:42 gem5 executing on zizzer -command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/inorder-timing -re tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/inorder-timing +command line: build/MIPS/gem5.fast -d build/MIPS/tests/fast/quick/se/00.hello/mips/linux/inorder-timing -re tests/run.py build/MIPS/tests/fast/quick/se/00.hello/mips/linux/inorder-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello World! -Exiting @ tick 19775000 because target called exit() +Exiting @ tick 20520000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt index 705e8dbde..615d61bce 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/mips/linux/inorder-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000020 # Number of seconds simulated -sim_ticks 19775000 # Number of ticks simulated -final_tick 19775000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.000021 # Number of seconds simulated +sim_ticks 20520000 # Number of ticks simulated +final_tick 20520000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 79967 # Simulator instruction rate (inst/s) -host_op_rate 79947 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 271245925 # Simulator tick rate (ticks/s) -host_mem_usage 215348 # Number of bytes of host memory used -host_seconds 0.07 # Real time elapsed on the host +host_inst_rate 67788 # Simulator instruction rate (inst/s) +host_op_rate 67774 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 238625492 # Simulator tick rate (ticks/s) +host_mem_usage 219036 # Number of bytes of host memory used +host_seconds 0.09 # Real time elapsed on the host sim_insts 5827 # Number of instructions simulated sim_ops 5827 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 20288 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 20288 # Nu system.physmem.num_reads::cpu.inst 317 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 138 # Number of read requests responded to by this memory system.physmem.num_reads::total 455 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1025941846 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 446624526 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 1472566372 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1025941846 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1025941846 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1025941846 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 446624526 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 1472566372 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 988693957 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 430409357 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 1419103314 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 988693957 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 988693957 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 988693957 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 430409357 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 1419103314 # Total bandwidth to/from this memory (bytes/s) system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses system.cpu.dtb.read_accesses 0 # DTB read accesses @@ -46,27 +46,27 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 8 # Number of system calls -system.cpu.numCycles 39551 # number of cpu cycles simulated +system.cpu.numCycles 41041 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.branch_predictor.lookups 1152 # Number of BP lookups -system.cpu.branch_predictor.condPredicted 851 # Number of conditional branches predicted +system.cpu.branch_predictor.lookups 1151 # Number of BP lookups +system.cpu.branch_predictor.condPredicted 850 # Number of conditional branches predicted system.cpu.branch_predictor.condIncorrect 605 # Number of conditional branches incorrect -system.cpu.branch_predictor.BTBLookups 867 # Number of BTB lookups -system.cpu.branch_predictor.BTBHits 309 # Number of BTB hits +system.cpu.branch_predictor.BTBLookups 866 # Number of BTB lookups +system.cpu.branch_predictor.BTBHits 310 # Number of BTB hits system.cpu.branch_predictor.usedRAS 86 # Number of times the RAS was used to get a target. system.cpu.branch_predictor.RASInCorrect 32 # Number of incorrect RAS predictions. -system.cpu.branch_predictor.BTBHitPct 35.640138 # BTB Hit Percentage -system.cpu.branch_predictor.predictedTaken 402 # Number of Branches Predicted As Taken (True). -system.cpu.branch_predictor.predictedNotTaken 750 # Number of Branches Predicted As Not Taken (False). -system.cpu.regfile_manager.intRegFileReads 5104 # Number of Reads from Int. Register File +system.cpu.branch_predictor.BTBHitPct 35.796767 # BTB Hit Percentage +system.cpu.branch_predictor.predictedTaken 403 # Number of Branches Predicted As Taken (True). +system.cpu.branch_predictor.predictedNotTaken 748 # Number of Branches Predicted As Not Taken (False). +system.cpu.regfile_manager.intRegFileReads 5102 # Number of Reads from Int. Register File system.cpu.regfile_manager.intRegFileWrites 3408 # Number of Writes to Int. Register File -system.cpu.regfile_manager.intRegFileAccesses 8512 # Total Accesses (Read+Write) to the Int. Register File +system.cpu.regfile_manager.intRegFileAccesses 8510 # Total Accesses (Read+Write) to the Int. Register File system.cpu.regfile_manager.floatRegFileReads 3 # Number of Reads from FP Register File system.cpu.regfile_manager.floatRegFileWrites 1 # Number of Writes to FP Register File system.cpu.regfile_manager.floatRegFileAccesses 4 # Total Accesses (Read+Write) to the FP Register File -system.cpu.regfile_manager.regForwards 1330 # Number of Registers Read Through Forwarding Logic -system.cpu.agen_unit.agens 2238 # Number of Address Generations +system.cpu.regfile_manager.regForwards 1331 # Number of Registers Read Through Forwarding Logic +system.cpu.agen_unit.agens 2237 # Number of Address Generations system.cpu.execution_unit.predictedTakenIncorrect 262 # Number of Branches Incorrectly Predicted As Taken. system.cpu.execution_unit.predictedNotTakenIncorrect 334 # Number of Branches Incorrectly Predicted As Not Taken). system.cpu.execution_unit.mispredicted 596 # Number of Branches Incorrectly Predicted @@ -76,12 +76,12 @@ system.cpu.execution_unit.executions 3155 # Nu system.cpu.mult_div_unit.multiplies 3 # Number of Multipy Operations Executed system.cpu.mult_div_unit.divides 1 # Number of Divide Operations Executed system.cpu.contextSwitches 1 # Number of context switches -system.cpu.threadCycles 9142 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) +system.cpu.threadCycles 9765 # Total Number of Cycles A Thread Was Active in CPU (Per-Thread) system.cpu.smtCycles 0 # Total number of cycles that the CPU was in SMT-mode -system.cpu.timesIdled 404 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 34183 # Number of cycles cpu's stages were not processed -system.cpu.runCycles 5368 # Number of cycles cpu stages are processed. -system.cpu.activity 13.572350 # Percentage of cycles cpu is active +system.cpu.timesIdled 505 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 35643 # Number of cycles cpu's stages were not processed +system.cpu.runCycles 5398 # Number of cycles cpu stages are processed. +system.cpu.activity 13.152701 # Percentage of cycles cpu is active system.cpu.comLoads 1164 # Number of Load instructions committed system.cpu.comStores 925 # Number of Store instructions committed system.cpu.comBranches 916 # Number of Branches instructions committed @@ -93,72 +93,72 @@ system.cpu.committedInsts 5827 # Nu system.cpu.committedOps 5827 # Number of Ops committed (Per-Thread) system.cpu.smtCommittedInsts 0 # Number of SMT Instructions committed (Per-Thread) system.cpu.committedInsts_total 5827 # Number of Instructions committed (Total) -system.cpu.cpi 6.787541 # CPI: Cycles Per Instruction (Per-Thread) +system.cpu.cpi 7.043247 # CPI: Cycles Per Instruction (Per-Thread) system.cpu.smt_cpi nan # CPI: Total SMT-CPI -system.cpu.cpi_total 6.787541 # CPI: Total CPI of All Threads -system.cpu.ipc 0.147329 # IPC: Instructions Per Cycle (Per-Thread) +system.cpu.cpi_total 7.043247 # CPI: Total CPI of All Threads +system.cpu.ipc 0.141980 # IPC: Instructions Per Cycle (Per-Thread) system.cpu.smt_ipc nan # IPC: Total SMT-IPC -system.cpu.ipc_total 0.147329 # IPC: Total IPC of All Threads -system.cpu.stage0.idleCycles 35911 # Number of cycles 0 instructions are processed. -system.cpu.stage0.runCycles 3640 # Number of cycles 1+ instructions are processed. -system.cpu.stage0.utilization 9.203307 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage1.idleCycles 36722 # Number of cycles 0 instructions are processed. +system.cpu.ipc_total 0.141980 # IPC: Total IPC of All Threads +system.cpu.stage0.idleCycles 37403 # Number of cycles 0 instructions are processed. +system.cpu.stage0.runCycles 3638 # Number of cycles 1+ instructions are processed. +system.cpu.stage0.utilization 8.864306 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage1.idleCycles 38212 # Number of cycles 0 instructions are processed. system.cpu.stage1.runCycles 2829 # Number of cycles 1+ instructions are processed. -system.cpu.stage1.utilization 7.152790 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage2.idleCycles 36760 # Number of cycles 0 instructions are processed. -system.cpu.stage2.runCycles 2791 # Number of cycles 1+ instructions are processed. -system.cpu.stage2.utilization 7.056712 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage3.idleCycles 38308 # Number of cycles 0 instructions are processed. +system.cpu.stage1.utilization 6.893107 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage2.idleCycles 38251 # Number of cycles 0 instructions are processed. +system.cpu.stage2.runCycles 2790 # Number of cycles 1+ instructions are processed. +system.cpu.stage2.utilization 6.798080 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage3.idleCycles 39798 # Number of cycles 0 instructions are processed. system.cpu.stage3.runCycles 1243 # Number of cycles 1+ instructions are processed. -system.cpu.stage3.utilization 3.142778 # Percentage of cycles stage was utilized (processing insts). -system.cpu.stage4.idleCycles 36647 # Number of cycles 0 instructions are processed. -system.cpu.stage4.runCycles 2904 # Number of cycles 1+ instructions are processed. -system.cpu.stage4.utilization 7.342419 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage3.utilization 3.028679 # Percentage of cycles stage was utilized (processing insts). +system.cpu.stage4.idleCycles 38136 # Number of cycles 0 instructions are processed. +system.cpu.stage4.runCycles 2905 # Number of cycles 1+ instructions are processed. +system.cpu.stage4.utilization 7.078288 # Percentage of cycles stage was utilized (processing insts). system.cpu.icache.replacements 13 # number of replacements -system.cpu.icache.tagsinuse 148.175887 # Cycle average of tags in use +system.cpu.icache.tagsinuse 147.235290 # Cycle average of tags in use system.cpu.icache.total_refs 411 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 319 # Sample count of references to valid blocks. system.cpu.icache.avg_refs 1.288401 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 148.175887 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.072352 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.072352 # Average percentage of cache occupancy +system.cpu.icache.occ_blocks::cpu.inst 147.235290 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.071892 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.071892 # Average percentage of cache occupancy system.cpu.icache.ReadReq_hits::cpu.inst 411 # number of ReadReq hits system.cpu.icache.ReadReq_hits::total 411 # number of ReadReq hits system.cpu.icache.demand_hits::cpu.inst 411 # number of demand (read+write) hits system.cpu.icache.demand_hits::total 411 # number of demand (read+write) hits system.cpu.icache.overall_hits::cpu.inst 411 # number of overall hits system.cpu.icache.overall_hits::total 411 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 343 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 343 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 343 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 343 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 343 # number of overall misses -system.cpu.icache.overall_misses::total 343 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 19128500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 19128500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 19128500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 19128500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 19128500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 19128500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 754 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 754 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 754 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 754 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 754 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 754 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.454907 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.454907 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.454907 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.454907 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.454907 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.454907 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55768.221574 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 55768.221574 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 55768.221574 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 55768.221574 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 55768.221574 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 55768.221574 # average overall miss latency +system.cpu.icache.ReadReq_misses::cpu.inst 344 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 344 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 344 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 344 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 344 # number of overall misses +system.cpu.icache.overall_misses::total 344 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 19612500 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 19612500 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 19612500 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 19612500 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 19612500 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 19612500 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 755 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 755 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 755 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 755 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 755 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 755 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.455629 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.455629 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.455629 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.455629 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.455629 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.455629 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 57013.081395 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 57013.081395 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 57013.081395 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 57013.081395 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 57013.081395 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 57013.081395 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 29000 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -167,70 +167,70 @@ system.cpu.icache.avg_blocked_cycles::no_mshrs nan system.cpu.icache.avg_blocked_cycles::no_targets 29000 # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 24 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 24 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 24 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 24 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 24 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 24 # number of overall MSHR hits +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 25 # number of ReadReq MSHR hits +system.cpu.icache.ReadReq_mshr_hits::total 25 # number of ReadReq MSHR hits +system.cpu.icache.demand_mshr_hits::cpu.inst 25 # number of demand (read+write) MSHR hits +system.cpu.icache.demand_mshr_hits::total 25 # number of demand (read+write) MSHR hits +system.cpu.icache.overall_mshr_hits::cpu.inst 25 # number of overall MSHR hits +system.cpu.icache.overall_mshr_hits::total 25 # number of overall MSHR hits system.cpu.icache.ReadReq_mshr_misses::cpu.inst 319 # number of ReadReq MSHR misses system.cpu.icache.ReadReq_mshr_misses::total 319 # number of ReadReq MSHR misses system.cpu.icache.demand_mshr_misses::cpu.inst 319 # number of demand (read+write) MSHR misses system.cpu.icache.demand_mshr_misses::total 319 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 319 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 319 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 16951500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 16951500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 16951500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 16951500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 16951500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 16951500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.423077 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.423077 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.423077 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.423077 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.423077 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.423077 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 53139.498433 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 53139.498433 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 53139.498433 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 53139.498433 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 53139.498433 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 53139.498433 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 17428000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 17428000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 17428000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 17428000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 17428000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 17428000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.422517 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.422517 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.422517 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.422517 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.422517 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.422517 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54633.228840 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54633.228840 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54633.228840 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 54633.228840 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54633.228840 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 54633.228840 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 89.746602 # Cycle average of tags in use -system.cpu.dcache.total_refs 1838 # Total number of references to valid blocks. +system.cpu.dcache.tagsinuse 89.278998 # Cycle average of tags in use +system.cpu.dcache.total_refs 1835 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 138 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 13.318841 # Average number of references to valid blocks. +system.cpu.dcache.avg_refs 13.297101 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 89.746602 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.021911 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.021911 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1075 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1075 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 763 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 763 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 1838 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 1838 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 1838 # number of overall hits -system.cpu.dcache.overall_hits::total 1838 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 89 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 89 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 162 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 162 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 251 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 251 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 251 # number of overall misses -system.cpu.dcache.overall_misses::total 251 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 5072500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 5072500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 8910500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 8910500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 13983000 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 13983000 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 13983000 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 13983000 # number of overall miss cycles +system.cpu.dcache.occ_blocks::cpu.data 89.278998 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.021797 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.021797 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1073 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1073 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 762 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 762 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 1835 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 1835 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 1835 # number of overall hits +system.cpu.dcache.overall_hits::total 1835 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 91 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 91 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 163 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 163 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 254 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 254 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 254 # number of overall misses +system.cpu.dcache.overall_misses::total 254 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 5537000 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 5537000 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 10150000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 10150000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 15687000 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 15687000 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 15687000 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 15687000 # number of overall miss cycles system.cpu.dcache.ReadReq_accesses::cpu.data 1164 # number of ReadReq accesses(hits+misses) system.cpu.dcache.ReadReq_accesses::total 1164 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) @@ -239,38 +239,38 @@ system.cpu.dcache.demand_accesses::cpu.data 2089 # system.cpu.dcache.demand_accesses::total 2089 # number of demand (read+write) accesses system.cpu.dcache.overall_accesses::cpu.data 2089 # number of overall (read+write) accesses system.cpu.dcache.overall_accesses::total 2089 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.076460 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.076460 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.175135 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.175135 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.120153 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.120153 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.120153 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.120153 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56994.382022 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 56994.382022 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 55003.086420 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 55003.086420 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 55709.163347 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 55709.163347 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 55709.163347 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 55709.163347 # average overall miss latency +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.078179 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.078179 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.176216 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.176216 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.121589 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.121589 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.121589 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.121589 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60846.153846 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 60846.153846 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62269.938650 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 62269.938650 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 61759.842520 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 61759.842520 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 61759.842520 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 61759.842520 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 1153500 # number of cycles access was blocked +system.cpu.dcache.blocked_cycles::no_targets 1194500 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 23 # number of cycles access was blocked system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets 50152.173913 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_targets 51934.782609 # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 111 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 111 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 113 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 113 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 113 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 113 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 4 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 4 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 112 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 112 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 116 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 116 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 116 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 116 # number of overall MSHR hits system.cpu.dcache.ReadReq_mshr_misses::cpu.data 87 # number of ReadReq MSHR misses system.cpu.dcache.ReadReq_mshr_misses::total 87 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 51 # number of WriteReq MSHR misses @@ -279,14 +279,14 @@ system.cpu.dcache.demand_mshr_misses::cpu.data 138 system.cpu.dcache.demand_mshr_misses::total 138 # number of demand (read+write) MSHR misses system.cpu.dcache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses system.cpu.dcache.overall_mshr_misses::total 138 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4702500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 4702500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2745500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 2745500 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7448000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 7448000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7448000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 7448000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 5138000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 5138000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2913500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 2913500 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 8051500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 8051500 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 8051500 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 8051500 # number of overall MSHR miss cycles system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.074742 # mshr miss rate for ReadReq accesses system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.074742 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses @@ -295,26 +295,26 @@ system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.066060 system.cpu.dcache.demand_mshr_miss_rate::total 0.066060 # mshr miss rate for demand accesses system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.066060 # mshr miss rate for overall accesses system.cpu.dcache.overall_mshr_miss_rate::total 0.066060 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 54051.724138 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 54051.724138 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53833.333333 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53833.333333 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53971.014493 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 53971.014493 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53971.014493 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 53971.014493 # average overall mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 59057.471264 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 59057.471264 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 57127.450980 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 57127.450980 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 58344.202899 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 58344.202899 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 58344.202899 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 58344.202899 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 205.517886 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 204.292602 # Cycle average of tags in use system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 404 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.004950 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 149.817885 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 55.700002 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004572 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001700 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.006272 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 148.846889 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 55.445713 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004542 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001692 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.006235 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits @@ -332,17 +332,17 @@ system.cpu.l2cache.demand_misses::total 455 # nu system.cpu.l2cache.overall_misses::cpu.inst 317 # number of overall misses system.cpu.l2cache.overall_misses::cpu.data 138 # number of overall misses system.cpu.l2cache.overall_misses::total 455 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 16585000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 4585000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 21170000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2682000 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 2682000 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 16585000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 7267000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 23852000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 16585000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 7267000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 23852000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 17060000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 5021500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 22081500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2843500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 2843500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 17060000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 7865000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 24925000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 17060000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 7865000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 24925000 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 319 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::cpu.data 87 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 406 # number of ReadReq accesses(hits+misses) @@ -365,17 +365,17 @@ system.cpu.l2cache.demand_miss_rate::total 0.995624 # system.cpu.l2cache.overall_miss_rate::cpu.inst 0.993730 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.995624 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52318.611987 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52701.149425 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 52400.990099 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52588.235294 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52588.235294 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52318.611987 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52659.420290 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 52421.978022 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52318.611987 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52659.420290 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 52421.978022 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 53817.034700 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 57718.390805 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 54657.178218 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 55754.901961 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 55754.901961 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 53817.034700 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 56992.753623 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 54780.219780 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 53817.034700 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 56992.753623 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 54780.219780 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -395,17 +395,17 @@ system.cpu.l2cache.demand_mshr_misses::total 455 system.cpu.l2cache.overall_mshr_misses::cpu.inst 317 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.data 138 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 455 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 12717500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3529500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 16247000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2058000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2058000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 12717500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5587500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 18305000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 12717500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5587500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 18305000 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 13201000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3966500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 17167500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2221000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2221000 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 13201000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6187500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 19388500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 13201000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6187500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 19388500 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.993730 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.995074 # mshr miss rate for ReadReq accesses @@ -417,17 +417,17 @@ system.cpu.l2cache.demand_mshr_miss_rate::total 0.995624 system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.993730 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.995624 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40118.296530 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40568.965517 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40215.346535 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40352.941176 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40352.941176 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40118.296530 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40489.130435 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40230.769231 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40118.296530 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40489.130435 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40230.769231 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 41643.533123 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 45591.954023 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 42493.811881 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 43549.019608 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 43549.019608 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 41643.533123 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 44836.956522 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 42612.087912 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 41643.533123 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 44836.956522 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 42612.087912 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini index a70bd3d3a..f6f1675ea 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/config.ini @@ -479,7 +479,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -511,7 +511,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.physmem.port[0] slave=system.system_port system.cpu.l2cache.mem_side diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout index d99f33506..d96fc7f5c 100755 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jun 28 2012 22:05:18 -gem5 started Jun 28 2012 22:52:53 +gem5 compiled Jul 2 2012 08:47:33 +gem5 started Jul 2 2012 11:28:53 gem5 executing on zizzer command line: build/MIPS/gem5.fast -d build/MIPS/tests/fast/quick/se/00.hello/mips/linux/o3-timing -re tests/run.py build/MIPS/tests/fast/quick/se/00.hello/mips/linux/o3-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello World! -Exiting @ tick 12478500 because target called exit() +Exiting @ tick 13016500 because target called exit() diff --git a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt index 7981b4fdb..4a3a21e6c 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/mips/linux/o3-timing/stats.txt @@ -1,32 +1,32 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000012 # Number of seconds simulated -sim_ticks 12478500 # Number of ticks simulated -final_tick 12478500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.000013 # Number of seconds simulated +sim_ticks 13016500 # Number of ticks simulated +final_tick 13016500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 84509 # Simulator instruction rate (inst/s) -host_op_rate 84485 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 203899861 # Simulator tick rate (ticks/s) -host_mem_usage 220092 # Number of bytes of host memory used -host_seconds 0.06 # Real time elapsed on the host +host_inst_rate 54505 # Simulator instruction rate (inst/s) +host_op_rate 54495 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 137205108 # Simulator tick rate (ticks/s) +host_mem_usage 220060 # Number of bytes of host memory used +host_seconds 0.10 # Real time elapsed on the host sim_insts 5169 # Number of instructions simulated sim_ops 5169 # Number of ops (including micro ops) simulated -system.physmem.bytes_read::cpu.inst 21632 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 9152 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.inst 21760 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 9024 # Number of bytes read from this memory system.physmem.bytes_read::total 30784 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 21632 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 21632 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 338 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 143 # Number of read requests responded to by this memory +system.physmem.bytes_inst_read::cpu.inst 21760 # Number of instructions bytes read from this memory +system.physmem.bytes_inst_read::total 21760 # Number of instructions bytes read from this memory +system.physmem.num_reads::cpu.inst 340 # Number of read requests responded to by this memory +system.physmem.num_reads::cpu.data 141 # Number of read requests responded to by this memory system.physmem.num_reads::total 481 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1733541692 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 733421485 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2466963177 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1733541692 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1733541692 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1733541692 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 733421485 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 2466963177 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 1671724350 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 693273922 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2364998271 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1671724350 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1671724350 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1671724350 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 693273922 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 2364998271 # Total bandwidth to/from this memory (bytes/s) system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses system.cpu.dtb.read_accesses 0 # DTB read accesses @@ -46,245 +46,245 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 8 # Number of system calls -system.cpu.numCycles 24958 # number of cpu cycles simulated +system.cpu.numCycles 26034 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.BPredUnit.lookups 2172 # Number of BP lookups -system.cpu.BPredUnit.condPredicted 1452 # Number of conditional branches predicted -system.cpu.BPredUnit.condIncorrect 447 # Number of conditional branches incorrect -system.cpu.BPredUnit.BTBLookups 1660 # Number of BTB lookups -system.cpu.BPredUnit.BTBHits 457 # Number of BTB hits +system.cpu.BPredUnit.lookups 2148 # Number of BP lookups +system.cpu.BPredUnit.condPredicted 1448 # Number of conditional branches predicted +system.cpu.BPredUnit.condIncorrect 450 # Number of conditional branches incorrect +system.cpu.BPredUnit.BTBLookups 1662 # Number of BTB lookups +system.cpu.BPredUnit.BTBHits 462 # Number of BTB hits system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.BPredUnit.usedRAS 278 # Number of times the RAS was used to get a target. -system.cpu.BPredUnit.RASInCorrect 71 # Number of incorrect RAS predictions. -system.cpu.fetch.icacheStallCycles 8142 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 13207 # Number of instructions fetch has processed -system.cpu.fetch.Branches 2172 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 735 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 3199 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1325 # Number of cycles fetch has spent squashing -system.cpu.fetch.BlockedCycles 670 # Number of cycles fetch has spent blocked +system.cpu.BPredUnit.usedRAS 263 # Number of times the RAS was used to get a target. +system.cpu.BPredUnit.RASInCorrect 67 # Number of incorrect RAS predictions. +system.cpu.fetch.icacheStallCycles 8866 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 13061 # Number of instructions fetch has processed +system.cpu.fetch.Branches 2148 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 725 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 3176 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1340 # Number of cycles fetch has spent squashing +system.cpu.fetch.BlockedCycles 826 # Number of cycles fetch has spent blocked system.cpu.fetch.MiscStallCycles 1 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs system.cpu.fetch.PendingTrapStallCycles 143 # Number of stall cycles due to pending traps -system.cpu.fetch.CacheLines 1938 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 262 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 13025 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.013973 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.329859 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.CacheLines 1948 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 270 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 13893 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 0.940114 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.257377 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 9826 75.44% 75.44% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 1298 9.97% 85.40% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 113 0.87% 86.27% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 139 1.07% 87.34% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 293 2.25% 89.59% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 102 0.78% 90.37% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 157 1.21% 91.58% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 134 1.03% 92.61% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 963 7.39% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 10717 77.14% 77.14% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 1298 9.34% 86.48% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 110 0.79% 87.27% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 134 0.96% 88.24% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 300 2.16% 90.40% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 103 0.74% 91.14% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 148 1.07% 92.20% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 126 0.91% 93.11% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 957 6.89% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 13025 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.087026 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.529169 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 8327 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 818 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 3014 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 41 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 825 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 136 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 46 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 12256 # Number of instructions handled by decode +system.cpu.fetch.rateDist::total 13893 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.082507 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.501690 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 9037 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 974 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 2996 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 51 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 835 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 145 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 47 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 12168 # Number of instructions handled by decode system.cpu.decode.SquashedInsts 188 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 825 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 8509 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 222 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 499 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 2873 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 97 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 11712 # Number of instructions processed by rename -system.cpu.rename.LSQFullEvents 88 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 7146 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 13901 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 13897 # Number of integer rename lookups +system.cpu.rename.SquashCycles 835 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 9227 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 288 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 540 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 2860 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 143 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 11638 # Number of instructions processed by rename +system.cpu.rename.LSQFullEvents 129 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 7046 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 13805 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 13801 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 4 # Number of floating rename lookups system.cpu.rename.CommittedMaps 3410 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 3736 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 18 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 11 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 266 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 2476 # Number of loads inserted to the mem dependence unit. +system.cpu.rename.UndoneMaps 3636 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 16 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 10 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 308 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2447 # Number of loads inserted to the mem dependence unit. system.cpu.memDep0.insertedStores 1180 # Number of stores inserted to the mem dependence unit. system.cpu.memDep0.conflictingLoads 1 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 1 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 9032 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 13 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 8121 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 52 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 3346 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 2009 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 3 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 13025 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.623493 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.295831 # Number of insts issued each cycle +system.cpu.iq.iqInstsAdded 9050 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 12 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 8137 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 46 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 3435 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 1984 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 2 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 13893 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.585691 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.249798 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 9566 73.44% 73.44% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 1360 10.44% 83.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 840 6.45% 90.33% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 535 4.11% 94.44% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 357 2.74% 97.18% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 221 1.70% 98.88% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 96 0.74% 99.62% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 33 0.25% 99.87% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 17 0.13% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 10352 74.51% 74.51% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 1446 10.41% 84.92% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 850 6.12% 91.04% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 537 3.87% 94.90% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 350 2.52% 97.42% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 226 1.63% 99.05% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 89 0.64% 99.69% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 28 0.20% 99.89% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 15 0.11% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 13025 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 13893 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 4 2.63% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.63% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 96 63.16% 65.79% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 3 1.97% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.97% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 97 63.82% 65.79% # attempts to use FU when none available system.cpu.iq.fu_full::MemWrite 52 34.21% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 4783 58.90% 58.90% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 4 0.05% 58.95% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 2 0.02% 58.97% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.00% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2243 27.62% 86.61% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1087 13.39% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 4825 59.30% 59.30% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 5 0.06% 59.36% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 2 0.02% 59.38% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.41% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2212 27.18% 86.59% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1091 13.41% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 8121 # Type of FU issued -system.cpu.iq.rate 0.325387 # Inst issue rate +system.cpu.iq.FU_type_0::total 8137 # Type of FU issued +system.cpu.iq.rate 0.312553 # Inst issue rate system.cpu.iq.fu_busy_cnt 152 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.018717 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 29467 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 12396 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 7292 # Number of integer instruction queue wakeup accesses +system.cpu.iq.fu_busy_rate 0.018680 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 30361 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 12504 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 7339 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 4 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 2 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 2 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 8271 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 8287 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 2 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 61 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 60 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1312 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 4 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 7 # Number of memory ordering violations +system.cpu.iew.lsq.thread0.squashedLoads 1283 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 5 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.memOrderViolation 9 # Number of memory ordering violations system.cpu.iew.lsq.thread0.squashedStores 255 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 0 # Number of loads that were rescheduled system.cpu.iew.lsq.thread0.cacheBlocked 0 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 825 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 149 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 10 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 10514 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 112 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 2476 # Number of dispatched load instructions +system.cpu.iew.iewSquashCycles 835 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 148 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 16 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 10551 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 78 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 2447 # Number of dispatched load instructions system.cpu.iew.iewDispStoreInsts 1180 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 13 # Number of dispatched non-speculative instructions +system.cpu.iew.iewDispNonSpecInsts 12 # Number of dispatched non-speculative instructions system.cpu.iew.iewIQFullEvents 2 # Number of times the IQ has become full, causing a stall system.cpu.iew.iewLSQFullEvents 1 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 7 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 107 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 373 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 480 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 7766 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 2126 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 355 # Number of squashed instructions skipped in execute +system.cpu.iew.memOrderViolationEvents 9 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 101 # Number of branches that were predicted taken incorrectly +system.cpu.iew.predictedNotTakenIncorrect 378 # Number of branches that were predicted not taken incorrectly +system.cpu.iew.branchMispredicts 479 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 7784 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts 2096 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 353 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 1469 # number of nop insts executed -system.cpu.iew.exec_refs 3191 # number of memory reference insts executed -system.cpu.iew.exec_branches 1304 # Number of branches executed -system.cpu.iew.exec_stores 1065 # Number of stores executed -system.cpu.iew.exec_rate 0.311163 # Inst execution rate -system.cpu.iew.wb_sent 7392 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 7294 # cumulative count of insts written-back -system.cpu.iew.wb_producers 2836 # num instructions producing a value -system.cpu.iew.wb_consumers 4075 # num instructions consuming a value +system.cpu.iew.exec_nop 1489 # number of nop insts executed +system.cpu.iew.exec_refs 3163 # number of memory reference insts executed +system.cpu.iew.exec_branches 1325 # Number of branches executed +system.cpu.iew.exec_stores 1067 # Number of stores executed +system.cpu.iew.exec_rate 0.298994 # Inst execution rate +system.cpu.iew.wb_sent 7431 # cumulative count of insts sent to commit +system.cpu.iew.wb_count 7341 # cumulative count of insts written-back +system.cpu.iew.wb_producers 2840 # num instructions producing a value +system.cpu.iew.wb_consumers 4066 # num instructions consuming a value system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate 0.292251 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.695951 # average fanout of values written-back +system.cpu.iew.wb_rate 0.281977 # insts written-back per cycle +system.cpu.iew.wb_fanout 0.698475 # average fanout of values written-back system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.commit.commitCommittedInsts 5826 # The number of committed instructions system.cpu.commit.commitCommittedOps 5826 # The number of committed instructions -system.cpu.commit.commitSquashedInsts 4683 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 4721 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 10 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 402 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 12200 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.477541 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.256570 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 404 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 13058 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.446163 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.225344 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 9781 80.17% 80.17% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 1000 8.20% 88.37% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 629 5.16% 93.52% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 333 2.73% 96.25% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 158 1.30% 97.55% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 93 0.76% 98.31% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 67 0.55% 98.86% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 42 0.34% 99.20% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 97 0.80% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 10619 81.32% 81.32% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 1036 7.93% 89.26% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 643 4.92% 94.18% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 305 2.34% 96.52% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 154 1.18% 97.69% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 84 0.64% 98.34% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 72 0.55% 98.89% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 39 0.30% 99.19% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 106 0.81% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 12200 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 13058 # Number of insts commited each cycle system.cpu.commit.committedInsts 5826 # Number of instructions committed system.cpu.commit.committedOps 5826 # Number of ops (including micro ops) committed system.cpu.commit.swp_count 0 # Number of s/w prefetches committed @@ -295,69 +295,69 @@ system.cpu.commit.branches 916 # Nu system.cpu.commit.fp_insts 2 # Number of committed floating point instructions. system.cpu.commit.int_insts 5124 # Number of committed integer instructions. system.cpu.commit.function_calls 87 # Number of function calls committed. -system.cpu.commit.bw_lim_events 97 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 106 # number cycles where commit BW limit reached system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 22599 # The number of ROB reads -system.cpu.rob.rob_writes 21853 # The number of ROB writes -system.cpu.timesIdled 249 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 11933 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 23486 # The number of ROB reads +system.cpu.rob.rob_writes 21936 # The number of ROB writes +system.cpu.timesIdled 270 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 12141 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts 5169 # Number of Instructions Simulated system.cpu.committedOps 5169 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 5169 # Number of Instructions Simulated -system.cpu.cpi 4.828400 # CPI: Cycles Per Instruction -system.cpu.cpi_total 4.828400 # CPI: Total CPI of All Threads -system.cpu.ipc 0.207108 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.207108 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 10560 # number of integer regfile reads -system.cpu.int_regfile_writes 5130 # number of integer regfile writes +system.cpu.cpi 5.036564 # CPI: Cycles Per Instruction +system.cpu.cpi_total 5.036564 # CPI: Total CPI of All Threads +system.cpu.ipc 0.198548 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.198548 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 10600 # number of integer regfile reads +system.cpu.int_regfile_writes 5152 # number of integer regfile writes system.cpu.fp_regfile_reads 3 # number of floating regfile reads system.cpu.fp_regfile_writes 1 # number of floating regfile writes -system.cpu.misc_regfile_reads 150 # number of misc regfile reads +system.cpu.misc_regfile_reads 155 # number of misc regfile reads system.cpu.icache.replacements 17 # number of replacements -system.cpu.icache.tagsinuse 163.784522 # Cycle average of tags in use -system.cpu.icache.total_refs 1503 # Total number of references to valid blocks. -system.cpu.icache.sampled_refs 341 # Sample count of references to valid blocks. -system.cpu.icache.avg_refs 4.407625 # Average number of references to valid blocks. +system.cpu.icache.tagsinuse 163.172601 # Cycle average of tags in use +system.cpu.icache.total_refs 1511 # Total number of references to valid blocks. +system.cpu.icache.sampled_refs 343 # Sample count of references to valid blocks. +system.cpu.icache.avg_refs 4.405248 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 163.784522 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.079973 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.079973 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 1503 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 1503 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 1503 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 1503 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 1503 # number of overall hits -system.cpu.icache.overall_hits::total 1503 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 435 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 435 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 435 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 435 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 435 # number of overall misses -system.cpu.icache.overall_misses::total 435 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 15599500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 15599500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 15599500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 15599500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 15599500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 15599500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 1938 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 1938 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 1938 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 1938 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 1938 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 1938 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.224458 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.224458 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.224458 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.224458 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.224458 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.224458 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35860.919540 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 35860.919540 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 35860.919540 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 35860.919540 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 35860.919540 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 35860.919540 # average overall miss latency +system.cpu.icache.occ_blocks::cpu.inst 163.172601 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.079674 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.079674 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 1511 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 1511 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 1511 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 1511 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 1511 # number of overall hits +system.cpu.icache.overall_hits::total 1511 # number of overall hits +system.cpu.icache.ReadReq_misses::cpu.inst 437 # number of ReadReq misses +system.cpu.icache.ReadReq_misses::total 437 # number of ReadReq misses +system.cpu.icache.demand_misses::cpu.inst 437 # number of demand (read+write) misses +system.cpu.icache.demand_misses::total 437 # number of demand (read+write) misses +system.cpu.icache.overall_misses::cpu.inst 437 # number of overall misses +system.cpu.icache.overall_misses::total 437 # number of overall misses +system.cpu.icache.ReadReq_miss_latency::cpu.inst 15987000 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 15987000 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 15987000 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 15987000 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 15987000 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 15987000 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 1948 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 1948 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 1948 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 1948 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 1948 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 1948 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.224333 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.224333 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.224333 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.224333 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.224333 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.224333 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 36583.524027 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 36583.524027 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 36583.524027 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 36583.524027 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 36583.524027 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 36583.524027 # average overall miss latency system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -372,88 +372,88 @@ system.cpu.icache.demand_mshr_hits::cpu.inst 94 system.cpu.icache.demand_mshr_hits::total 94 # number of demand (read+write) MSHR hits system.cpu.icache.overall_mshr_hits::cpu.inst 94 # number of overall MSHR hits system.cpu.icache.overall_mshr_hits::total 94 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 341 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 341 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 341 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 341 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 341 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 341 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11963500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 11963500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11963500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 11963500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11963500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 11963500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.175955 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.175955 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.175955 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.175955 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.175955 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.175955 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35083.577713 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35083.577713 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35083.577713 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 35083.577713 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35083.577713 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 35083.577713 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 343 # number of ReadReq MSHR misses +system.cpu.icache.ReadReq_mshr_misses::total 343 # number of ReadReq MSHR misses +system.cpu.icache.demand_mshr_misses::cpu.inst 343 # number of demand (read+write) MSHR misses +system.cpu.icache.demand_mshr_misses::total 343 # number of demand (read+write) MSHR misses +system.cpu.icache.overall_mshr_misses::cpu.inst 343 # number of overall MSHR misses +system.cpu.icache.overall_mshr_misses::total 343 # number of overall MSHR misses +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12452000 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 12452000 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12452000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 12452000 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12452000 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 12452000 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.176078 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.176078 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.176078 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.176078 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.176078 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.176078 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 36303.206997 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36303.206997 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 36303.206997 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 36303.206997 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 36303.206997 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 36303.206997 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 92.268506 # Cycle average of tags in use -system.cpu.dcache.total_refs 2489 # Total number of references to valid blocks. -system.cpu.dcache.sampled_refs 143 # Sample count of references to valid blocks. -system.cpu.dcache.avg_refs 17.405594 # Average number of references to valid blocks. +system.cpu.dcache.tagsinuse 91.140441 # Cycle average of tags in use +system.cpu.dcache.total_refs 2441 # Total number of references to valid blocks. +system.cpu.dcache.sampled_refs 141 # Sample count of references to valid blocks. +system.cpu.dcache.avg_refs 17.312057 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 92.268506 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.022526 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.022526 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 1903 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 1903 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 586 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 586 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 2489 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 2489 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 2489 # number of overall hits -system.cpu.dcache.overall_hits::total 2489 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 133 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 133 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 339 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 339 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 472 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 472 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 472 # number of overall misses -system.cpu.dcache.overall_misses::total 472 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 4784500 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 4784500 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 11421000 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 11421000 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 16205500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 16205500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 16205500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 16205500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 2036 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 2036 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.occ_blocks::cpu.data 91.140441 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.022251 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.022251 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 1863 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 1863 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 578 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 578 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 2441 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 2441 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 2441 # number of overall hits +system.cpu.dcache.overall_hits::total 2441 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 148 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 148 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 347 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 347 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 495 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 495 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 495 # number of overall misses +system.cpu.dcache.overall_misses::total 495 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 5658500 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 5658500 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 13040000 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 13040000 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 18698500 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 18698500 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 18698500 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 18698500 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 2011 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 2011 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 925 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 925 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 2961 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 2961 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 2961 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 2961 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.065324 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.065324 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.366486 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.366486 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.159406 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.159406 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.159406 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.159406 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 35973.684211 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 35973.684211 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33690.265487 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 33690.265487 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 34333.686441 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 34333.686441 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 34333.686441 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 34333.686441 # average overall miss latency +system.cpu.dcache.demand_accesses::cpu.data 2936 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 2936 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 2936 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 2936 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.073595 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.073595 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.375135 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.375135 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.168597 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.168597 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.168597 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.168597 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 38233.108108 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 38233.108108 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37579.250720 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 37579.250720 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 37774.747475 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 37774.747475 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 37774.747475 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 37774.747475 # average overall miss latency system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -462,119 +462,119 @@ system.cpu.dcache.avg_blocked_cycles::no_mshrs nan system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 41 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 41 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 288 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 288 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 329 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 329 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 329 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 329 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 92 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 92 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 58 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 58 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 296 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 296 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 354 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 354 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 354 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 354 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 90 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 51 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 51 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 143 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 143 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 143 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 143 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3306000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 3306000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1845000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 1845000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5151000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 5151000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5151000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 5151000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.045187 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.045187 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 141 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 141 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3847000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 3847000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2081000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 2081000 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 5928000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 5928000 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 5928000 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 5928000 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.044754 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.044754 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.055135 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.055135 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.048294 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.048294 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.048294 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.048294 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 35934.782609 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35934.782609 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 36176.470588 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36176.470588 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 36020.979021 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 36020.979021 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 36020.979021 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 36020.979021 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.048025 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.048025 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.048025 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.048025 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 42744.444444 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42744.444444 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 40803.921569 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40803.921569 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42042.553191 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 42042.553191 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42042.553191 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 42042.553191 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 224.190745 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 222.725864 # Cycle average of tags in use system.cpu.l2cache.total_refs 3 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 430 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.006977 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 165.976213 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 58.214532 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.005065 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001777 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.006842 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 165.335127 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 57.390737 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.005046 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001751 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.006797 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 3 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 3 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 3 # number of demand (read+write) hits system.cpu.l2cache.demand_hits::total 3 # number of demand (read+write) hits system.cpu.l2cache.overall_hits::cpu.inst 3 # number of overall hits system.cpu.l2cache.overall_hits::total 3 # number of overall hits -system.cpu.l2cache.ReadReq_misses::cpu.inst 338 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 92 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.inst 340 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 90 # number of ReadReq misses system.cpu.l2cache.ReadReq_misses::total 430 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 51 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 51 # number of ReadExReq misses -system.cpu.l2cache.demand_misses::cpu.inst 338 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 143 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.inst 340 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 141 # number of demand (read+write) misses system.cpu.l2cache.demand_misses::total 481 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 338 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 143 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.inst 340 # number of overall misses +system.cpu.l2cache.overall_misses::cpu.data 141 # number of overall misses system.cpu.l2cache.overall_misses::total 481 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 11593500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3178500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 14772000 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1768500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 1768500 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 11593500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 4947000 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 16540500 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 11593500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 4947000 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 16540500 # number of overall miss cycles -system.cpu.l2cache.ReadReq_accesses::cpu.inst 341 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 92 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 12086500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 3738500 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 15825000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1998000 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 1998000 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 12086500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 5736500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 17823000 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 12086500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 5736500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 17823000 # number of overall miss cycles +system.cpu.l2cache.ReadReq_accesses::cpu.inst 343 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 90 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadReq_accesses::total 433 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 51 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 51 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 341 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 143 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.inst 343 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 141 # number of demand (read+write) accesses system.cpu.l2cache.demand_accesses::total 484 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 341 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 143 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.inst 343 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 141 # number of overall (read+write) accesses system.cpu.l2cache.overall_accesses::total 484 # number of overall (read+write) accesses -system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.991202 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.991254 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::total 0.993072 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 0.991202 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.991254 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::total 0.993802 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 0.991202 # miss rate for overall accesses +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.991254 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::total 0.993802 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34300.295858 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34548.913043 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 34353.488372 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34676.470588 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34676.470588 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34300.295858 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34594.405594 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 34387.733888 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34300.295858 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34594.405594 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 34387.733888 # average overall miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35548.529412 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 41538.888889 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 36802.325581 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 39176.470588 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 39176.470588 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35548.529412 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 40684.397163 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 37054.054054 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35548.529412 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 40684.397163 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 37054.054054 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -583,50 +583,50 @@ system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed -system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 338 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 92 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 340 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 90 # number of ReadReq MSHR misses system.cpu.l2cache.ReadReq_mshr_misses::total 430 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 51 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 51 # number of ReadExReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 338 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 143 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.inst 340 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 141 # number of demand (read+write) MSHR misses system.cpu.l2cache.demand_mshr_misses::total 481 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 338 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 143 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.inst 340 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::cpu.data 141 # number of overall MSHR misses system.cpu.l2cache.overall_mshr_misses::total 481 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10498500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2890500 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 13389000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1604000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1604000 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10498500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 4494500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 14993000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10498500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 4494500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 14993000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.991202 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10999000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 3463000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 14462000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1839500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1839500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 10999000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5302500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 16301500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 10999000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5302500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 16301500 # number of overall MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.991254 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.993072 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.991202 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.991254 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::total 0.993802 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.991202 # mshr miss rate for overall accesses +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.991254 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::total 0.993802 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31060.650888 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31418.478261 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31137.209302 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31450.980392 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31450.980392 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31060.650888 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31430.069930 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31170.478170 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31060.650888 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31430.069930 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31170.478170 # average overall mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32350 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 38477.777778 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 33632.558140 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 36068.627451 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 36068.627451 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32350 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 37606.382979 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 33890.852391 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32350 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 37606.382979 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 33890.852391 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/config.ini b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/config.ini index f7cc4efef..1e54677ab 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/config.ini +++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/config.ini @@ -148,7 +148,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.cpu.l2cache.cpu_side slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side @@ -180,7 +180,7 @@ block_size=64 clock=1000 header_cycles=1 use_default_range=false -width=64 +width=8 master=system.physmem.port[0] slave=system.system_port system.cpu.l2cache.mem_side diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simout b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simout index ac53df969..3ee3fb923 100755 --- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simout +++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/simout @@ -1,12 +1,12 @@ gem5 Simulator System. http://gem5.org gem5 is copyrighted software; use the --copyright option for details. -gem5 compiled Jun 4 2012 11:58:11 -gem5 started Jun 4 2012 14:43:48 +gem5 compiled Jul 2 2012 08:47:33 +gem5 started Jul 2 2012 11:29:16 gem5 executing on zizzer -command line: build/MIPS/gem5.opt -d build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing -re tests/run.py build/MIPS/tests/opt/quick/se/00.hello/mips/linux/simple-timing +command line: build/MIPS/gem5.fast -d build/MIPS/tests/fast/quick/se/00.hello/mips/linux/simple-timing -re tests/run.py build/MIPS/tests/fast/quick/se/00.hello/mips/linux/simple-timing Global frequency set at 1000000000000 ticks per second info: Entering event queue @ 0. Starting simulation... info: Increasing stack size by one page. Hello World! -Exiting @ tick 32088000 because target called exit() +Exiting @ tick 33413000 because target called exit() diff --git a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt index 8f49928a9..eb8915cb4 100644 --- a/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt +++ b/tests/quick/se/00.hello/ref/mips/linux/simple-timing/stats.txt @@ -1,14 +1,14 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000032 # Number of seconds simulated -sim_ticks 32088000 # Number of ticks simulated -final_tick 32088000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_seconds 0.000033 # Number of seconds simulated +sim_ticks 33413000 # Number of ticks simulated +final_tick 33413000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 540307 # Simulator instruction rate (inst/s) -host_op_rate 539410 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 2965678153 # Simulator tick rate (ticks/s) -host_mem_usage 215020 # Number of bytes of host memory used -host_seconds 0.01 # Real time elapsed on the host +host_inst_rate 168189 # Simulator instruction rate (inst/s) +host_op_rate 168105 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 963489284 # Simulator tick rate (ticks/s) +host_mem_usage 219036 # Number of bytes of host memory used +host_seconds 0.03 # Real time elapsed on the host sim_insts 5827 # Number of instructions simulated sim_ops 5827 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 19264 # Number of bytes read from this memory @@ -19,14 +19,14 @@ system.physmem.bytes_inst_read::total 19264 # Nu system.physmem.num_reads::cpu.inst 301 # Number of read requests responded to by this memory system.physmem.num_reads::cpu.data 138 # Number of read requests responded to by this memory system.physmem.num_reads::total 439 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 600349040 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 275243082 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 875592122 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 600349040 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 600349040 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 600349040 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 275243082 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 875592122 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_read::cpu.inst 576542064 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 264328255 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 840870320 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 576542064 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 576542064 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 576542064 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 264328255 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 840870320 # Total bandwidth to/from this memory (bytes/s) system.cpu.dtb.read_hits 0 # DTB read hits system.cpu.dtb.read_misses 0 # DTB read misses system.cpu.dtb.read_accesses 0 # DTB read accesses @@ -46,7 +46,7 @@ system.cpu.itb.hits 0 # DT system.cpu.itb.misses 0 # DTB misses system.cpu.itb.accesses 0 # DTB accesses system.cpu.workload.num_syscalls 8 # Number of system calls -system.cpu.numCycles 64176 # number of cpu cycles simulated +system.cpu.numCycles 66826 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed system.cpu.committedInsts 5827 # Number of instructions committed @@ -65,18 +65,18 @@ system.cpu.num_mem_refs 2090 # nu system.cpu.num_load_insts 1164 # Number of load instructions system.cpu.num_store_insts 926 # Number of store instructions system.cpu.num_idle_cycles 0 # Number of idle cycles -system.cpu.num_busy_cycles 64176 # Number of busy cycles +system.cpu.num_busy_cycles 66826 # Number of busy cycles system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles system.cpu.idle_fraction 0 # Percentage of idle cycles system.cpu.icache.replacements 13 # number of replacements -system.cpu.icache.tagsinuse 132.493866 # Cycle average of tags in use +system.cpu.icache.tagsinuse 133.092783 # Cycle average of tags in use system.cpu.icache.total_refs 5526 # Total number of references to valid blocks. system.cpu.icache.sampled_refs 303 # Sample count of references to valid blocks. system.cpu.icache.avg_refs 18.237624 # Average number of references to valid blocks. system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.occ_blocks::cpu.inst 132.493866 # Average occupied blocks per requestor -system.cpu.icache.occ_percent::cpu.inst 0.064694 # Average percentage of cache occupancy -system.cpu.icache.occ_percent::total 0.064694 # Average percentage of cache occupancy +system.cpu.icache.occ_blocks::cpu.inst 133.092783 # Average occupied blocks per requestor +system.cpu.icache.occ_percent::cpu.inst 0.064987 # Average percentage of cache occupancy +system.cpu.icache.occ_percent::total 0.064987 # Average percentage of cache occupancy system.cpu.icache.ReadReq_hits::cpu.inst 5526 # number of ReadReq hits system.cpu.icache.ReadReq_hits::total 5526 # number of ReadReq hits system.cpu.icache.demand_hits::cpu.inst 5526 # number of demand (read+write) hits @@ -147,14 +147,14 @@ system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 52722.772277 system.cpu.icache.overall_avg_mshr_miss_latency::total 52722.772277 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.replacements 0 # number of replacements -system.cpu.dcache.tagsinuse 87.458397 # Cycle average of tags in use +system.cpu.dcache.tagsinuse 87.717237 # Cycle average of tags in use system.cpu.dcache.total_refs 1951 # Total number of references to valid blocks. system.cpu.dcache.sampled_refs 138 # Sample count of references to valid blocks. system.cpu.dcache.avg_refs 14.137681 # Average number of references to valid blocks. system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.occ_blocks::cpu.data 87.458397 # Average occupied blocks per requestor -system.cpu.dcache.occ_percent::cpu.data 0.021352 # Average percentage of cache occupancy -system.cpu.dcache.occ_percent::total 0.021352 # Average percentage of cache occupancy +system.cpu.dcache.occ_blocks::cpu.data 87.717237 # Average occupied blocks per requestor +system.cpu.dcache.occ_percent::cpu.data 0.021415 # Average percentage of cache occupancy +system.cpu.dcache.occ_percent::total 0.021415 # Average percentage of cache occupancy system.cpu.dcache.ReadReq_hits::cpu.data 1077 # number of ReadReq hits system.cpu.dcache.ReadReq_hits::total 1077 # number of ReadReq hits system.cpu.dcache.WriteReq_hits::cpu.data 874 # number of WriteReq hits @@ -245,16 +245,16 @@ system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53000 system.cpu.dcache.overall_avg_mshr_miss_latency::total 53000 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.replacements 0 # number of replacements -system.cpu.l2cache.tagsinuse 188.045319 # Cycle average of tags in use +system.cpu.l2cache.tagsinuse 188.818071 # Cycle average of tags in use system.cpu.l2cache.total_refs 2 # Total number of references to valid blocks. system.cpu.l2cache.sampled_refs 388 # Sample count of references to valid blocks. system.cpu.l2cache.avg_refs 0.005155 # Average number of references to valid blocks. system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.occ_blocks::cpu.inst 133.837577 # Average occupied blocks per requestor -system.cpu.l2cache.occ_blocks::cpu.data 54.207742 # Average occupied blocks per requestor -system.cpu.l2cache.occ_percent::cpu.inst 0.004084 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::cpu.data 0.001654 # Average percentage of cache occupancy -system.cpu.l2cache.occ_percent::total 0.005739 # Average percentage of cache occupancy +system.cpu.l2cache.occ_blocks::cpu.inst 134.446837 # Average occupied blocks per requestor +system.cpu.l2cache.occ_blocks::cpu.data 54.371234 # Average occupied blocks per requestor +system.cpu.l2cache.occ_percent::cpu.inst 0.004103 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::cpu.data 0.001659 # Average percentage of cache occupancy +system.cpu.l2cache.occ_percent::total 0.005762 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits |