summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/power/linux/simple-atomic/stats.txt
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/00.hello/ref/power/linux/simple-atomic/stats.txt')
-rw-r--r--tests/quick/se/00.hello/ref/power/linux/simple-atomic/stats.txt45
1 files changed, 40 insertions, 5 deletions
diff --git a/tests/quick/se/00.hello/ref/power/linux/simple-atomic/stats.txt b/tests/quick/se/00.hello/ref/power/linux/simple-atomic/stats.txt
index 96c448d8d..bcfd2d5d0 100644
--- a/tests/quick/se/00.hello/ref/power/linux/simple-atomic/stats.txt
+++ b/tests/quick/se/00.hello/ref/power/linux/simple-atomic/stats.txt
@@ -4,11 +4,11 @@ sim_seconds 0.000003 # Nu
sim_ticks 2896000 # Number of ticks simulated
final_tick 2896000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
-host_inst_rate 139089 # Simulator instruction rate (inst/s)
-host_op_rate 138996 # Simulator op (including micro ops) rate (op/s)
-host_tick_rate 69453756 # Simulator tick rate (ticks/s)
-host_mem_usage 265200 # Number of bytes of host memory used
-host_seconds 0.04 # Real time elapsed on the host
+host_inst_rate 1148266 # Simulator instruction rate (inst/s)
+host_op_rate 1144862 # Simulator op (including micro ops) rate (op/s)
+host_tick_rate 570752858 # Simulator tick rate (ticks/s)
+host_mem_usage 250716 # Number of bytes of host memory used
+host_seconds 0.01 # Real time elapsed on the host
sim_insts 5793 # Number of instructions simulated
sim_ops 5793 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
@@ -81,5 +81,40 @@ system.cpu.num_busy_cycles 5793 # Nu
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.Branches 1037 # Number of branches fetched
+system.cpu.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction
+system.cpu.op_class::IntAlu 3784 65.32% 65.32% # Class of executed instruction
+system.cpu.op_class::IntMult 0 0.00% 65.32% # Class of executed instruction
+system.cpu.op_class::IntDiv 0 0.00% 65.32% # Class of executed instruction
+system.cpu.op_class::FloatAdd 2 0.03% 65.35% # Class of executed instruction
+system.cpu.op_class::FloatCmp 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::FloatCvt 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::FloatMult 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::FloatDiv 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::FloatSqrt 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdAdd 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdAddAcc 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdAlu 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdCmp 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdCvt 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdMisc 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdMult 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdMultAcc 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdShift 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdShiftAcc 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdSqrt 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdFloatAdd 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdFloatAlu 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdFloatCmp 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdFloatCvt 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdFloatDiv 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdFloatMisc 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdFloatMult 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdFloatMultAcc 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::SimdFloatSqrt 0 0.00% 65.35% # Class of executed instruction
+system.cpu.op_class::MemRead 961 16.59% 81.94% # Class of executed instruction
+system.cpu.op_class::MemWrite 1046 18.06% 100.00% # Class of executed instruction
+system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
+system.cpu.op_class::total 5793 # Class of executed instruction
---------- End Simulation Statistics ----------