summaryrefslogtreecommitdiff
path: root/tests/quick/se/00.hello/ref/riscv/linux/o3-timing/simout
diff options
context:
space:
mode:
Diffstat (limited to 'tests/quick/se/00.hello/ref/riscv/linux/o3-timing/simout')
-rwxr-xr-xtests/quick/se/00.hello/ref/riscv/linux/o3-timing/simout14
1 files changed, 7 insertions, 7 deletions
diff --git a/tests/quick/se/00.hello/ref/riscv/linux/o3-timing/simout b/tests/quick/se/00.hello/ref/riscv/linux/o3-timing/simout
index f3010c283..5f5e69f70 100755
--- a/tests/quick/se/00.hello/ref/riscv/linux/o3-timing/simout
+++ b/tests/quick/se/00.hello/ref/riscv/linux/o3-timing/simout
@@ -1,13 +1,13 @@
-Redirecting stdout to build/RISCV/tests/debug/quick/se/00.hello/riscv/linux/o3-timing/simout
-Redirecting stderr to build/RISCV/tests/debug/quick/se/00.hello/riscv/linux/o3-timing/simerr
+Redirecting stdout to build/RISCV/tests/opt/quick/se/00.hello/riscv/linux/o3-timing/simout
+Redirecting stderr to build/RISCV/tests/opt/quick/se/00.hello/riscv/linux/o3-timing/simerr
gem5 Simulator System. http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.
-gem5 compiled May 31 2017 18:33:59
-gem5 started May 31 2017 18:34:13
-gem5 executing on boldrock, pid 15720
-command line: /home/ar4jc/gem5/build/RISCV/gem5.debug -d build/RISCV/tests/debug/quick/se/00.hello/riscv/linux/o3-timing --stats-file 'text://stats.txt?desc=False' -re /home/ar4jc/gem5/tests/testing/../run.py quick/se/00.hello/riscv/linux/o3-timing
+gem5 compiled Jul 13 2017 17:37:52
+gem5 started Jul 13 2017 18:03:36
+gem5 executing on boldrock, pid 21571
+command line: /home/ar4jc/gem5/build/RISCV/gem5.opt -d build/RISCV/tests/opt/quick/se/00.hello/riscv/linux/o3-timing --stats-file 'text://stats.txt?desc=False' -re /home/ar4jc/gem5/tests/testing/../run.py quick/se/00.hello/riscv/linux/o3-timing
Global frequency set at 1000000000000 ticks per second
Hello world!
-Exiting @ tick 21876000 because exiting with last active thread context
+Exiting @ tick 22347000 because exiting with last active thread context