diff options
Diffstat (limited to 'tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt')
| -rw-r--r-- | tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt | 1338 |
1 files changed, 670 insertions, 668 deletions
diff --git a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt index 12317fca2..15c806f18 100644 --- a/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt +++ b/tests/quick/se/01.hello-2T-smt/ref/alpha/linux/o3-timing/stats.txt @@ -1,97 +1,99 @@ ---------- Begin Simulation Statistics ---------- sim_seconds 0.000024 # Number of seconds simulated -sim_ticks 24404000 # Number of ticks simulated -final_tick 24404000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) +sim_ticks 24229500 # Number of ticks simulated +final_tick 24229500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 12749 # Simulator instruction rate (inst/s) -host_op_rate 12749 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 24410850 # Simulator tick rate (ticks/s) -host_mem_usage 229776 # Number of bytes of host memory used -host_seconds 1.00 # Real time elapsed on the host +host_inst_rate 81251 # Simulator instruction rate (inst/s) +host_op_rate 81244 # Simulator op (including micro ops) rate (op/s) +host_tick_rate 154440285 # Simulator tick rate (ticks/s) +host_mem_usage 227736 # Number of bytes of host memory used +host_seconds 0.16 # Real time elapsed on the host sim_insts 12745 # Number of instructions simulated sim_ops 12745 # Number of ops (including micro ops) simulated system.physmem.bytes_read::cpu.inst 39936 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 22400 # Number of bytes read from this memory -system.physmem.bytes_read::total 62336 # Number of bytes read from this memory +system.physmem.bytes_read::cpu.data 22464 # Number of bytes read from this memory +system.physmem.bytes_read::total 62400 # Number of bytes read from this memory system.physmem.bytes_inst_read::cpu.inst 39936 # Number of instructions bytes read from this memory system.physmem.bytes_inst_read::total 39936 # Number of instructions bytes read from this memory system.physmem.num_reads::cpu.inst 624 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 350 # Number of read requests responded to by this memory -system.physmem.num_reads::total 974 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 1636453040 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 917882314 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 2554335355 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 1636453040 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 1636453040 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 1636453040 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 917882314 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 2554335355 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 974 # Total number of read requests accepted by DRAM controller -system.physmem.writeReqs 0 # Total number of write requests accepted by DRAM controller -system.physmem.readBursts 974 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts -system.physmem.writeBursts 0 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts -system.physmem.bytesRead 62336 # Total number of bytes read from memory -system.physmem.bytesWritten 0 # Total number of bytes written to memory -system.physmem.bytesConsumedRd 62336 # bytesRead derated as per pkt->getSize() -system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize() -system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by write Q -system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed -system.physmem.perBankRdReqs::0 83 # Track reads on a per bank basis -system.physmem.perBankRdReqs::1 153 # Track reads on a per bank basis -system.physmem.perBankRdReqs::2 77 # Track reads on a per bank basis -system.physmem.perBankRdReqs::3 59 # Track reads on a per bank basis -system.physmem.perBankRdReqs::4 87 # Track reads on a per bank basis -system.physmem.perBankRdReqs::5 49 # Track reads on a per bank basis -system.physmem.perBankRdReqs::6 32 # Track reads on a per bank basis -system.physmem.perBankRdReqs::7 49 # Track reads on a per bank basis -system.physmem.perBankRdReqs::8 41 # Track reads on a per bank basis -system.physmem.perBankRdReqs::9 39 # Track reads on a per bank basis -system.physmem.perBankRdReqs::10 30 # Track reads on a per bank basis -system.physmem.perBankRdReqs::11 33 # Track reads on a per bank basis -system.physmem.perBankRdReqs::12 15 # Track reads on a per bank basis -system.physmem.perBankRdReqs::13 121 # Track reads on a per bank basis -system.physmem.perBankRdReqs::14 70 # Track reads on a per bank basis -system.physmem.perBankRdReqs::15 36 # Track reads on a per bank basis -system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis -system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis -system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry -system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry -system.physmem.totGap 24245500 # Total gap between requests -system.physmem.readPktSize::0 0 # Categorize read packet sizes -system.physmem.readPktSize::1 0 # Categorize read packet sizes -system.physmem.readPktSize::2 0 # Categorize read packet sizes -system.physmem.readPktSize::3 0 # Categorize read packet sizes -system.physmem.readPktSize::4 0 # Categorize read packet sizes -system.physmem.readPktSize::5 0 # Categorize read packet sizes -system.physmem.readPktSize::6 974 # Categorize read packet sizes -system.physmem.writePktSize::0 0 # Categorize write packet sizes -system.physmem.writePktSize::1 0 # Categorize write packet sizes -system.physmem.writePktSize::2 0 # Categorize write packet sizes -system.physmem.writePktSize::3 0 # Categorize write packet sizes -system.physmem.writePktSize::4 0 # Categorize write packet sizes -system.physmem.writePktSize::5 0 # Categorize write packet sizes -system.physmem.writePktSize::6 0 # Categorize write packet sizes -system.physmem.rdQLenPdf::0 342 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 347 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 181 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 79 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 19 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 4 # What read queue length does an incoming req see +system.physmem.num_reads::cpu.data 351 # Number of read requests responded to by this memory +system.physmem.num_reads::total 975 # Number of read requests responded to by this memory +system.physmem.bw_read::cpu.inst 1648238717 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::cpu.data 927134278 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_read::total 2575372996 # Total read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::cpu.inst 1648238717 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_inst_read::total 1648238717 # Instruction read bandwidth from this memory (bytes/s) +system.physmem.bw_total::cpu.inst 1648238717 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::cpu.data 927134278 # Total bandwidth to/from this memory (bytes/s) +system.physmem.bw_total::total 2575372996 # Total bandwidth to/from this memory (bytes/s) +system.physmem.readReqs 975 # Number of read requests accepted +system.physmem.writeReqs 0 # Number of write requests accepted +system.physmem.readBursts 975 # Number of DRAM read bursts, including those serviced by the write queue +system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue +system.physmem.bytesReadDRAM 62400 # Total number of bytes read from DRAM +system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue +system.physmem.bytesWritten 0 # Total number of bytes written to DRAM +system.physmem.bytesReadSys 62400 # Total read bytes from the system interface side +system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side +system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue +system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one +system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write +system.physmem.perBankRdBursts::0 82 # Per bank write bursts +system.physmem.perBankRdBursts::1 153 # Per bank write bursts +system.physmem.perBankRdBursts::2 77 # Per bank write bursts +system.physmem.perBankRdBursts::3 60 # Per bank write bursts +system.physmem.perBankRdBursts::4 87 # Per bank write bursts +system.physmem.perBankRdBursts::5 49 # Per bank write bursts +system.physmem.perBankRdBursts::6 32 # Per bank write bursts +system.physmem.perBankRdBursts::7 49 # Per bank write bursts +system.physmem.perBankRdBursts::8 42 # Per bank write bursts +system.physmem.perBankRdBursts::9 39 # Per bank write bursts +system.physmem.perBankRdBursts::10 30 # Per bank write bursts +system.physmem.perBankRdBursts::11 33 # Per bank write bursts +system.physmem.perBankRdBursts::12 15 # Per bank write bursts +system.physmem.perBankRdBursts::13 121 # Per bank write bursts +system.physmem.perBankRdBursts::14 70 # Per bank write bursts +system.physmem.perBankRdBursts::15 36 # Per bank write bursts +system.physmem.perBankWrBursts::0 0 # Per bank write bursts +system.physmem.perBankWrBursts::1 0 # Per bank write bursts +system.physmem.perBankWrBursts::2 0 # Per bank write bursts +system.physmem.perBankWrBursts::3 0 # Per bank write bursts +system.physmem.perBankWrBursts::4 0 # Per bank write bursts +system.physmem.perBankWrBursts::5 0 # Per bank write bursts +system.physmem.perBankWrBursts::6 0 # Per bank write bursts +system.physmem.perBankWrBursts::7 0 # Per bank write bursts +system.physmem.perBankWrBursts::8 0 # Per bank write bursts +system.physmem.perBankWrBursts::9 0 # Per bank write bursts +system.physmem.perBankWrBursts::10 0 # Per bank write bursts +system.physmem.perBankWrBursts::11 0 # Per bank write bursts +system.physmem.perBankWrBursts::12 0 # Per bank write bursts +system.physmem.perBankWrBursts::13 0 # Per bank write bursts +system.physmem.perBankWrBursts::14 0 # Per bank write bursts +system.physmem.perBankWrBursts::15 0 # Per bank write bursts +system.physmem.numRdRetry 0 # Number of times read queue was full causing retry +system.physmem.numWrRetry 0 # Number of times write queue was full causing retry +system.physmem.totGap 24081000 # Total gap between requests +system.physmem.readPktSize::0 0 # Read request sizes (log2) +system.physmem.readPktSize::1 0 # Read request sizes (log2) +system.physmem.readPktSize::2 0 # Read request sizes (log2) +system.physmem.readPktSize::3 0 # Read request sizes (log2) +system.physmem.readPktSize::4 0 # Read request sizes (log2) +system.physmem.readPktSize::5 0 # Read request sizes (log2) +system.physmem.readPktSize::6 975 # Read request sizes (log2) +system.physmem.writePktSize::0 0 # Write request sizes (log2) +system.physmem.writePktSize::1 0 # Write request sizes (log2) +system.physmem.writePktSize::2 0 # Write request sizes (log2) +system.physmem.writePktSize::3 0 # Write request sizes (log2) +system.physmem.writePktSize::4 0 # Write request sizes (log2) +system.physmem.writePktSize::5 0 # Write request sizes (log2) +system.physmem.writePktSize::6 0 # Write request sizes (log2) +system.physmem.rdQLenPdf::0 344 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::1 370 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::2 169 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::3 70 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::4 15 # What read queue length does an incoming req see +system.physmem.rdQLenPdf::5 5 # What read queue length does an incoming req see system.physmem.rdQLenPdf::6 2 # What read queue length does an incoming req see system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see @@ -150,101 +152,101 @@ system.physmem.wrQLenPdf::28 0 # Wh system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 189 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 295.957672 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 156.277128 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 472.297416 # Bytes accessed per row activation -system.physmem.bytesPerActivate::64 80 42.33% 42.33% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128 30 15.87% 58.20% # Bytes accessed per row activation -system.physmem.bytesPerActivate::192 19 10.05% 68.25% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256 20 10.58% 78.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::320 3 1.59% 80.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384 5 2.65% 83.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::448 4 2.12% 85.19% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512 3 1.59% 86.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::576 1 0.53% 87.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640 6 3.17% 90.48% # Bytes accessed per row activation -system.physmem.bytesPerActivate::704 1 0.53% 91.01% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768 1 0.53% 91.53% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896 1 0.53% 92.06% # Bytes accessed per row activation -system.physmem.bytesPerActivate::960 2 1.06% 93.12% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024 1 0.53% 93.65% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1088 2 1.06% 94.71% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1280 1 0.53% 95.24% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1408 1 0.53% 95.77% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1664 1 0.53% 96.30% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1792 1 0.53% 96.83% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1856 2 1.06% 97.88% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2112 1 0.53% 98.41% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2432 1 0.53% 98.94% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2816 1 0.53% 99.47% # Bytes accessed per row activation -system.physmem.bytesPerActivate::2880 1 0.53% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 189 # Bytes accessed per row activation -system.physmem.totQLat 8948500 # Total cycles spent in queuing delays -system.physmem.totMemAccLat 30593500 # Sum of mem lat for all requests -system.physmem.totBusLat 4870000 # Total cycles spent in databus access -system.physmem.totBankLat 16775000 # Total cycles spent in bank access -system.physmem.avgQLat 9187.37 # Average queueing delay per request -system.physmem.avgBankLat 17222.79 # Average bank access latency per request -system.physmem.avgBusLat 5000.00 # Average bus latency per request -system.physmem.avgMemAccLat 31410.16 # Average memory access latency -system.physmem.avgRdBW 2554.34 # Average achieved read bandwidth in MB/s -system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s -system.physmem.avgConsumedRdBW 2554.34 # Average consumed read bandwidth in MB/s -system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s -system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s -system.physmem.busUtil 19.96 # Data bus utilization in percentage -system.physmem.avgRdQLen 1.25 # Average read queue length over time -system.physmem.avgWrQLen 0.00 # Average write queue length over time -system.physmem.readRowHits 785 # Number of row buffer hits during reads +system.physmem.bytesPerActivate::samples 217 # Bytes accessed per row activation +system.physmem.bytesPerActivate::mean 271.926267 # Bytes accessed per row activation +system.physmem.bytesPerActivate::gmean 156.688517 # Bytes accessed per row activation +system.physmem.bytesPerActivate::stdev 360.951821 # Bytes accessed per row activation +system.physmem.bytesPerActivate::64 92 42.40% 42.40% # Bytes accessed per row activation +system.physmem.bytesPerActivate::128 33 15.21% 57.60% # Bytes accessed per row activation +system.physmem.bytesPerActivate::192 21 9.68% 67.28% # Bytes accessed per row activation +system.physmem.bytesPerActivate::256 20 9.22% 76.50% # Bytes accessed per row activation +system.physmem.bytesPerActivate::320 3 1.38% 77.88% # Bytes accessed per row activation +system.physmem.bytesPerActivate::384 8 3.69% 81.57% # Bytes accessed per row activation +system.physmem.bytesPerActivate::448 3 1.38% 82.95% # Bytes accessed per row activation +system.physmem.bytesPerActivate::512 4 1.84% 84.79% # Bytes accessed per row activation +system.physmem.bytesPerActivate::576 4 1.84% 86.64% # Bytes accessed per row activation +system.physmem.bytesPerActivate::640 4 1.84% 88.48% # Bytes accessed per row activation +system.physmem.bytesPerActivate::704 5 2.30% 90.78% # Bytes accessed per row activation +system.physmem.bytesPerActivate::768 4 1.84% 92.63% # Bytes accessed per row activation +system.physmem.bytesPerActivate::832 2 0.92% 93.55% # Bytes accessed per row activation +system.physmem.bytesPerActivate::896 2 0.92% 94.47% # Bytes accessed per row activation +system.physmem.bytesPerActivate::960 3 1.38% 95.85% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1024 1 0.46% 96.31% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1408 2 0.92% 97.24% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1536 2 0.92% 98.16% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1600 1 0.46% 98.62% # Bytes accessed per row activation +system.physmem.bytesPerActivate::1856 2 0.92% 99.54% # Bytes accessed per row activation +system.physmem.bytesPerActivate::2304 1 0.46% 100.00% # Bytes accessed per row activation +system.physmem.bytesPerActivate::total 217 # Bytes accessed per row activation +system.physmem.totQLat 9442250 # Total ticks spent queuing +system.physmem.totMemAccLat 31257250 # Total ticks spent from burst creation until serviced by the DRAM +system.physmem.totBusLat 4875000 # Total ticks spent in databus transfers +system.physmem.totBankLat 16940000 # Total ticks spent accessing banks +system.physmem.avgQLat 9684.36 # Average queueing delay per DRAM burst +system.physmem.avgBankLat 17374.36 # Average bank access latency per DRAM burst +system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst +system.physmem.avgMemAccLat 32058.72 # Average memory access latency per DRAM burst +system.physmem.avgRdBW 2575.37 # Average DRAM read bandwidth in MiByte/s +system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s +system.physmem.avgRdBWSys 2575.37 # Average system read bandwidth in MiByte/s +system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s +system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s +system.physmem.busUtil 20.12 # Data bus utilization in percentage +system.physmem.busUtilRead 20.12 # Data bus utilization in percentage for reads +system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes +system.physmem.avgRdQLen 1.29 # Average read queue length when enqueuing +system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing +system.physmem.readRowHits 758 # Number of row buffer hits during reads system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 80.60 # Row buffer hit rate for reads +system.physmem.readRowHitRate 77.74 # Row buffer hit rate for reads system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 24892.71 # Average gap between requests -system.membus.throughput 2554335355 # Throughput (bytes/s) -system.membus.trans_dist::ReadReq 828 # Transaction distribution -system.membus.trans_dist::ReadResp 828 # Transaction distribution +system.physmem.avgGap 24698.46 # Average gap between requests +system.physmem.pageHitRate 77.74 # Row buffer hit rate, read and write combined +system.physmem.prechargeAllPercent 0.09 # Percentage of time for which DRAM has all the banks in precharge state +system.membus.throughput 2575372996 # Throughput (bytes/s) +system.membus.trans_dist::ReadReq 829 # Transaction distribution +system.membus.trans_dist::ReadResp 829 # Transaction distribution system.membus.trans_dist::ReadExReq 146 # Transaction distribution system.membus.trans_dist::ReadExResp 146 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1948 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 1948 # Packet count per connected master and slave (bytes) -system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 62336 # Cumulative packet size per connected master and slave (bytes) -system.membus.tot_pkt_size::total 62336 # Cumulative packet size per connected master and slave (bytes) -system.membus.data_through_bus 62336 # Total data (bytes) +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1950 # Packet count per connected master and slave (bytes) +system.membus.pkt_count::total 1950 # Packet count per connected master and slave (bytes) +system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 62400 # Cumulative packet size per connected master and slave (bytes) +system.membus.tot_pkt_size::total 62400 # Cumulative packet size per connected master and slave (bytes) +system.membus.data_through_bus 62400 # Total data (bytes) system.membus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.membus.reqLayer0.occupancy 1227000 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 5.0 # Layer utilization (%) -system.membus.respLayer1.occupancy 9049000 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 37.1 # Layer utilization (%) -system.cpu.branchPred.lookups 6717 # Number of BP lookups -system.cpu.branchPred.condPredicted 3814 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 1469 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 4787 # Number of BTB lookups -system.cpu.branchPred.BTBHits 874 # Number of BTB hits +system.membus.reqLayer0.occupancy 1237000 # Layer occupancy (ticks) +system.membus.reqLayer0.utilization 5.1 # Layer utilization (%) +system.membus.respLayer1.occupancy 9059500 # Layer occupancy (ticks) +system.membus.respLayer1.utilization 37.4 # Layer utilization (%) +system.cpu.branchPred.lookups 6676 # Number of BP lookups +system.cpu.branchPred.condPredicted 3773 # Number of conditional branches predicted +system.cpu.branchPred.condIncorrect 1441 # Number of conditional branches incorrect +system.cpu.branchPred.BTBLookups 4746 # Number of BTB lookups +system.cpu.branchPred.BTBHits 873 # Number of BTB hits system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 18.257781 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 896 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 177 # Number of incorrect RAS predictions. +system.cpu.branchPred.BTBHitPct 18.394437 # BTB Hit Percentage +system.cpu.branchPred.usedRAS 886 # Number of times the RAS was used to get a target. +system.cpu.branchPred.RASInCorrect 179 # Number of incorrect RAS predictions. system.cpu.dtb.fetch_hits 0 # ITB hits system.cpu.dtb.fetch_misses 0 # ITB misses system.cpu.dtb.fetch_acv 0 # ITB acv system.cpu.dtb.fetch_accesses 0 # ITB accesses -system.cpu.dtb.read_hits 4630 # DTB read hits -system.cpu.dtb.read_misses 109 # DTB read misses +system.cpu.dtb.read_hits 4588 # DTB read hits +system.cpu.dtb.read_misses 111 # DTB read misses system.cpu.dtb.read_acv 0 # DTB read access violations -system.cpu.dtb.read_accesses 4739 # DTB read accesses -system.cpu.dtb.write_hits 2007 # DTB write hits -system.cpu.dtb.write_misses 95 # DTB write misses +system.cpu.dtb.read_accesses 4699 # DTB read accesses +system.cpu.dtb.write_hits 2013 # DTB write hits +system.cpu.dtb.write_misses 87 # DTB write misses system.cpu.dtb.write_acv 0 # DTB write access violations -system.cpu.dtb.write_accesses 2102 # DTB write accesses -system.cpu.dtb.data_hits 6637 # DTB hits -system.cpu.dtb.data_misses 204 # DTB misses +system.cpu.dtb.write_accesses 2100 # DTB write accesses +system.cpu.dtb.data_hits 6601 # DTB hits +system.cpu.dtb.data_misses 198 # DTB misses system.cpu.dtb.data_acv 0 # DTB access violations -system.cpu.dtb.data_accesses 6841 # DTB accesses -system.cpu.itb.fetch_hits 5430 # ITB hits -system.cpu.itb.fetch_misses 55 # ITB misses +system.cpu.dtb.data_accesses 6799 # DTB accesses +system.cpu.itb.fetch_hits 5373 # ITB hits +system.cpu.itb.fetch_misses 57 # ITB misses system.cpu.itb.fetch_acv 0 # ITB acv -system.cpu.itb.fetch_accesses 5485 # ITB accesses +system.cpu.itb.fetch_accesses 5430 # ITB accesses system.cpu.itb.read_hits 0 # DTB read hits system.cpu.itb.read_misses 0 # DTB read misses system.cpu.itb.read_acv 0 # DTB read access violations @@ -259,316 +261,316 @@ system.cpu.itb.data_acv 0 # DT system.cpu.itb.data_accesses 0 # DTB accesses system.cpu.workload0.num_syscalls 17 # Number of system calls system.cpu.workload1.num_syscalls 17 # Number of system calls -system.cpu.numCycles 48809 # number of cpu cycles simulated +system.cpu.numCycles 48460 # number of cpu cycles simulated system.cpu.numWorkItemsStarted 0 # number of work items this cpu started system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 1620 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 37306 # Number of instructions fetch has processed -system.cpu.fetch.Branches 6717 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 1770 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 6254 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 1868 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 368 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.CacheLines 5430 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 908 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 28676 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 1.300949 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.721933 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.icacheStallCycles 1592 # Number of cycles fetch is stalled on an Icache miss +system.cpu.fetch.Insts 37136 # Number of instructions fetch has processed +system.cpu.fetch.Branches 6676 # Number of branches that fetch encountered +system.cpu.fetch.predictedBranches 1759 # Number of branches that fetch has predicted taken +system.cpu.fetch.Cycles 6223 # Number of cycles fetch has run and was not squashing or blocked +system.cpu.fetch.SquashCycles 1834 # Number of cycles fetch has spent squashing +system.cpu.fetch.MiscStallCycles 325 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs +system.cpu.fetch.CacheLines 5373 # Number of cache lines fetched +system.cpu.fetch.IcacheSquashes 890 # Number of outstanding Icache misses that were squashed +system.cpu.fetch.rateDist::samples 29553 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::mean 1.256590 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::stdev 2.686803 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 22422 78.19% 78.19% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 547 1.91% 80.10% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 376 1.31% 81.41% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 432 1.51% 82.92% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 434 1.51% 84.43% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 433 1.51% 85.94% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 459 1.60% 87.54% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 528 1.84% 89.38% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 3045 10.62% 100.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::0 23330 78.94% 78.94% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::1 540 1.83% 80.77% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::2 380 1.29% 82.06% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::3 444 1.50% 83.56% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::4 426 1.44% 85.00% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::5 410 1.39% 86.39% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::6 457 1.55% 87.93% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::7 520 1.76% 89.69% # Number of instructions fetched each cycle (Total) +system.cpu.fetch.rateDist::8 3046 10.31% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 28676 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.137618 # Number of branch fetches per cycle -system.cpu.fetch.rate 0.764326 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 39987 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 8556 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 5391 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 467 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 2766 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 575 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 354 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 32748 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 724 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 2766 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 40726 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 5410 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 972 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 5017 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 2276 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 30111 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 60 # Number of times rename has blocked due to ROB full -system.cpu.rename.LSQFullEvents 2293 # Number of times rename has blocked due to LSQ full -system.cpu.rename.RenamedOperands 22579 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 37089 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 37071 # Number of integer rename lookups +system.cpu.fetch.rateDist::total 29553 # Number of instructions fetched each cycle (Total) +system.cpu.fetch.branchRate 0.137763 # Number of branch fetches per cycle +system.cpu.fetch.rate 0.766323 # Number of inst fetches per cycle +system.cpu.decode.IdleCycles 40475 # Number of cycles decode is idle +system.cpu.decode.BlockedCycles 9887 # Number of cycles decode is blocked +system.cpu.decode.RunCycles 5338 # Number of cycles decode is running +system.cpu.decode.UnblockCycles 491 # Number of cycles decode is unblocking +system.cpu.decode.SquashCycles 2736 # Number of cycles decode is squashing +system.cpu.decode.BranchResolved 565 # Number of times decode resolved a branch +system.cpu.decode.BranchMispred 333 # Number of times decode detected a branch misprediction +system.cpu.decode.DecodedInsts 32705 # Number of instructions handled by decode +system.cpu.decode.SquashedInsts 703 # Number of squashed instructions handled by decode +system.cpu.rename.SquashCycles 2736 # Number of cycles rename is squashing +system.cpu.rename.IdleCycles 41176 # Number of cycles rename is idle +system.cpu.rename.BlockCycles 6161 # Number of cycles rename is blocking +system.cpu.rename.serializeStallCycles 1585 # count of cycles rename stalled for serializing inst +system.cpu.rename.RunCycles 5023 # Number of cycles rename is running +system.cpu.rename.UnblockCycles 2246 # Number of cycles rename is unblocking +system.cpu.rename.RenamedInsts 30191 # Number of instructions processed by rename +system.cpu.rename.ROBFullEvents 53 # Number of times rename has blocked due to ROB full +system.cpu.rename.LSQFullEvents 2292 # Number of times rename has blocked due to LSQ full +system.cpu.rename.RenamedOperands 22672 # Number of destination operands rename has renamed +system.cpu.rename.RenameLookups 37159 # Number of register rename lookups that rename has made +system.cpu.rename.int_rename_lookups 37141 # Number of integer rename lookups system.cpu.rename.fp_rename_lookups 16 # Number of floating rename lookups system.cpu.rename.CommittedMaps 9140 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 13439 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 57 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 41 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 6273 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 3023 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 1356 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 7 # Number of conflicting loads. +system.cpu.rename.UndoneMaps 13532 # Number of HB maps that are undone due to squashing +system.cpu.rename.serializingInsts 49 # count of serializing insts renamed +system.cpu.rename.tempSerializingInsts 37 # count of temporary serializing insts renamed +system.cpu.rename.skidInsts 6118 # count of insts added to the skid buffer +system.cpu.memDep0.insertedLoads 2970 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep0.insertedStores 1346 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep0.conflictingLoads 9 # Number of conflicting loads. system.cpu.memDep0.conflictingStores 0 # Number of conflicting stores. -system.cpu.memDep1.insertedLoads 3003 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep1.insertedStores 1402 # Number of stores inserted to the mem dependence unit. +system.cpu.memDep1.insertedLoads 3035 # Number of loads inserted to the mem dependence unit. +system.cpu.memDep1.insertedStores 1382 # Number of stores inserted to the mem dependence unit. system.cpu.memDep1.conflictingLoads 1 # Number of conflicting loads. system.cpu.memDep1.conflictingStores 0 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 26482 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 81 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 21796 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 122 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 12686 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 8147 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 47 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 28676 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 0.760078 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 1.341515 # Number of insts issued each cycle +system.cpu.iq.iqInstsAdded 26321 # Number of instructions added to the IQ (excludes non-spec) +system.cpu.iq.iqNonSpecInstsAdded 79 # Number of non-speculative instructions added to the IQ +system.cpu.iq.iqInstsIssued 21626 # Number of instructions issued +system.cpu.iq.iqSquashedInstsIssued 131 # Number of squashed instructions issued +system.cpu.iq.iqSquashedInstsExamined 12553 # Number of squashed instructions iterated over during squash; mainly for profiling +system.cpu.iq.iqSquashedOperandsExamined 8051 # Number of squashed operands that are examined and possibly removed from graph +system.cpu.iq.iqSquashedNonSpecRemoved 45 # Number of squashed non-spec instructions that were removed +system.cpu.iq.issued_per_cycle::samples 29553 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::mean 0.731770 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::stdev 1.328577 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 19237 67.08% 67.08% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 3397 11.85% 78.93% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 2648 9.23% 88.16% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 1591 5.55% 93.71% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 1050 3.66% 97.37% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 477 1.66% 99.04% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 210 0.73% 99.77% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 43 0.15% 99.92% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 23 0.08% 100.00% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::0 20214 68.40% 68.40% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::1 3351 11.34% 79.74% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::2 2621 8.87% 88.61% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::3 1590 5.38% 93.99% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::4 1011 3.42% 97.41% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::5 474 1.60% 99.01% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::6 217 0.73% 99.75% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::7 53 0.18% 99.93% # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::8 22 0.07% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 28676 # Number of insts issued each cycle +system.cpu.iq.issued_per_cycle::total 29553 # Number of insts issued each cycle system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 7 4.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.00% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 102 58.29% 62.29% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 66 37.71% 100.00% # attempts to use FU when none available +system.cpu.iq.fu_full::IntAlu 9 4.86% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::IntMult 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::IntDiv 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatMult 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMult 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShift 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.86% # attempts to use FU when none available +system.cpu.iq.fu_full::MemRead 107 57.84% 62.70% # attempts to use FU when none available +system.cpu.iq.fu_full::MemWrite 69 37.30% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available system.cpu.iq.FU_type_0::No_OpClass 2 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 7221 65.66% 65.68% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 1 0.01% 65.68% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.68% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.70% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 2635 23.96% 89.66% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 1137 10.34% 100.00% # Type of FU issued +system.cpu.iq.FU_type_0::IntAlu 7076 65.52% 65.54% # Type of FU issued +system.cpu.iq.FU_type_0::IntMult 1 0.01% 65.55% # Type of FU issued +system.cpu.iq.FU_type_0::IntDiv 0 0.00% 65.55% # Type of FU issued +system.cpu.iq.FU_type_0::FloatAdd 2 0.02% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::FloatMult 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 65.56% # Type of FU issued +system.cpu.iq.FU_type_0::MemRead 2585 23.94% 89.50% # Type of FU issued +system.cpu.iq.FU_type_0::MemWrite 1134 10.50% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 10998 # Type of FU issued +system.cpu.iq.FU_type_0::total 10800 # Type of FU issued system.cpu.iq.FU_type_1::No_OpClass 2 0.02% 0.02% # Type of FU issued -system.cpu.iq.FU_type_1::IntAlu 7106 65.81% 65.83% # Type of FU issued -system.cpu.iq.FU_type_1::IntMult 1 0.01% 65.84% # Type of FU issued -system.cpu.iq.FU_type_1::IntDiv 0 0.00% 65.84% # Type of FU issued -system.cpu.iq.FU_type_1::FloatAdd 2 0.02% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::FloatCmp 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::FloatCvt 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::FloatMult 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::FloatDiv 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::FloatSqrt 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdAdd 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdAddAcc 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdAlu 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdCmp 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdCvt 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdMisc 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdMult 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdMultAcc 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdShift 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdShiftAcc 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdSqrt 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatAdd 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatAlu 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatCmp 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatCvt 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatDiv 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatMisc 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatMult 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatMultAcc 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::SimdFloatSqrt 0 0.00% 65.85% # Type of FU issued -system.cpu.iq.FU_type_1::MemRead 2582 23.91% 89.77% # Type of FU issued -system.cpu.iq.FU_type_1::MemWrite 1105 10.23% 100.00% # Type of FU issued +system.cpu.iq.FU_type_1::IntAlu 7137 65.92% 65.94% # Type of FU issued +system.cpu.iq.FU_type_1::IntMult 1 0.01% 65.95% # Type of FU issued +system.cpu.iq.FU_type_1::IntDiv 0 0.00% 65.95% # Type of FU issued +system.cpu.iq.FU_type_1::FloatAdd 2 0.02% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::FloatCmp 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::FloatCvt 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::FloatMult 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::FloatDiv 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::FloatSqrt 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdAdd 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdAddAcc 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdAlu 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdCmp 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdCvt 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdMisc 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdMult 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdMultAcc 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdShift 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdShiftAcc 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdSqrt 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatAdd 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatAlu 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatCmp 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatCvt 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatDiv 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatMisc 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatMult 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatMultAcc 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::SimdFloatSqrt 0 0.00% 65.97% # Type of FU issued +system.cpu.iq.FU_type_1::MemRead 2587 23.90% 89.87% # Type of FU issued +system.cpu.iq.FU_type_1::MemWrite 1097 10.13% 100.00% # Type of FU issued system.cpu.iq.FU_type_1::IprAccess 0 0.00% 100.00% # Type of FU issued system.cpu.iq.FU_type_1::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_1::total 10798 # Type of FU issued -system.cpu.iq.FU_type::total 21796 0.00% 0.00% # Type of FU issued -system.cpu.iq.rate 0.446557 # Inst issue rate -system.cpu.iq.fu_busy_cnt::0 89 # FU busy when requested -system.cpu.iq.fu_busy_cnt::1 86 # FU busy when requested -system.cpu.iq.fu_busy_cnt::total 175 # FU busy when requested -system.cpu.iq.fu_busy_rate::0 0.004083 # FU busy rate (busy events/executed inst) -system.cpu.iq.fu_busy_rate::1 0.003946 # FU busy rate (busy events/executed inst) -system.cpu.iq.fu_busy_rate::total 0.008029 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 72523 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 39256 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 18760 # Number of integer instruction queue wakeup accesses +system.cpu.iq.FU_type_1::total 10826 # Type of FU issued +system.cpu.iq.FU_type::total 21626 0.00% 0.00% # Type of FU issued +system.cpu.iq.rate 0.446265 # Inst issue rate +system.cpu.iq.fu_busy_cnt::0 88 # FU busy when requested +system.cpu.iq.fu_busy_cnt::1 97 # FU busy when requested +system.cpu.iq.fu_busy_cnt::total 185 # FU busy when requested +system.cpu.iq.fu_busy_rate::0 0.004069 # FU busy rate (busy events/executed inst) +system.cpu.iq.fu_busy_rate::1 0.004485 # FU busy rate (busy events/executed inst) +system.cpu.iq.fu_busy_rate::total 0.008555 # FU busy rate (busy events/executed inst) +system.cpu.iq.int_inst_queue_reads 73079 # Number of integer instruction queue reads +system.cpu.iq.int_inst_queue_writes 38962 # Number of integer instruction queue writes +system.cpu.iq.int_inst_queue_wakeup_accesses 18683 # Number of integer instruction queue wakeup accesses system.cpu.iq.fp_inst_queue_reads 42 # Number of floating instruction queue reads system.cpu.iq.fp_inst_queue_writes 20 # Number of floating instruction queue writes system.cpu.iq.fp_inst_queue_wakeup_accesses 20 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 21945 # Number of integer alu accesses +system.cpu.iq.int_alu_accesses 21785 # Number of integer alu accesses system.cpu.iq.fp_alu_accesses 22 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 52 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.forwLoads 57 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 1840 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 1 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread0.squashedLoads 1787 # Number of loads squashed +system.cpu.iew.lsq.thread0.ignoredResponses 2 # Number of memory responses ignored because the instruction is squashed system.cpu.iew.lsq.thread0.memOrderViolation 16 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 491 # Number of stores squashed +system.cpu.iew.lsq.thread0.squashedStores 481 # Number of stores squashed system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread0.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 395 # Number of times an access to memory failed due to the cache being blocked -system.cpu.iew.lsq.thread1.forwLoads 48 # Number of loads that had data forwarded from stores +system.cpu.iew.lsq.thread0.cacheBlocked 350 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread1.forwLoads 47 # Number of loads that had data forwarded from stores system.cpu.iew.lsq.thread1.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread1.squashedLoads 1820 # Number of loads squashed -system.cpu.iew.lsq.thread1.ignoredResponses 5 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread1.memOrderViolation 13 # Number of memory ordering violations -system.cpu.iew.lsq.thread1.squashedStores 537 # Number of stores squashed +system.cpu.iew.lsq.thread1.squashedLoads 1852 # Number of loads squashed +system.cpu.iew.lsq.thread1.ignoredResponses 2 # Number of memory responses ignored because the instruction is squashed +system.cpu.iew.lsq.thread1.memOrderViolation 15 # Number of memory ordering violations +system.cpu.iew.lsq.thread1.squashedStores 517 # Number of stores squashed system.cpu.iew.lsq.thread1.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address system.cpu.iew.lsq.thread1.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding system.cpu.iew.lsq.thread1.rescheduledLoads 1 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread1.cacheBlocked 395 # Number of times an access to memory failed due to the cache being blocked +system.cpu.iew.lsq.thread1.cacheBlocked 408 # Number of times an access to memory failed due to the cache being blocked system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 2766 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 2054 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 41 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 26762 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 628 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 6026 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 2758 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 81 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 20 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 1 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 29 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 225 # Number of branches that were predicted taken incorrectly +system.cpu.iew.iewSquashCycles 2736 # Number of cycles IEW is squashing +system.cpu.iew.iewBlockCycles 2954 # Number of cycles IEW is blocking +system.cpu.iew.iewUnblockCycles 42 # Number of cycles IEW is unblocking +system.cpu.iew.iewDispatchedInsts 26599 # Number of instructions dispatched to IQ +system.cpu.iew.iewDispSquashedInsts 599 # Number of squashed instructions skipped by dispatch +system.cpu.iew.iewDispLoadInsts 6005 # Number of dispatched load instructions +system.cpu.iew.iewDispStoreInsts 2728 # Number of dispatched store instructions +system.cpu.iew.iewDispNonSpecInsts 79 # Number of dispatched non-speculative instructions +system.cpu.iew.iewIQFullEvents 23 # Number of times the IQ has become full, causing a stall +system.cpu.iew.iewLSQFullEvents 0 # Number of times the LSQ has become full, causing a stall +system.cpu.iew.memOrderViolationEvents 31 # Number of memory order violations +system.cpu.iew.predictedTakenIncorrect 236 # Number of branches that were predicted taken incorrectly system.cpu.iew.predictedNotTakenIncorrect 1067 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 1292 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 20286 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts::0 2395 # Number of load instructions executed -system.cpu.iew.iewExecLoadInsts::1 2362 # Number of load instructions executed -system.cpu.iew.iewExecLoadInsts::total 4757 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 1510 # Number of squashed instructions skipped in execute +system.cpu.iew.branchMispredicts 1303 # Number of branch mispredicts detected at execute +system.cpu.iew.iewExecutedInsts 20164 # Number of executed instructions +system.cpu.iew.iewExecLoadInsts::0 2351 # Number of load instructions executed +system.cpu.iew.iewExecLoadInsts::1 2366 # Number of load instructions executed +system.cpu.iew.iewExecLoadInsts::total 4717 # Number of load instructions executed +system.cpu.iew.iewExecSquashedInsts 1462 # Number of squashed instructions skipped in execute system.cpu.iew.exec_swp::0 0 # number of swp insts executed system.cpu.iew.exec_swp::1 0 # number of swp insts executed system.cpu.iew.exec_swp::total 0 # number of swp insts executed -system.cpu.iew.exec_nop::0 112 # number of nop insts executed -system.cpu.iew.exec_nop::1 87 # number of nop insts executed +system.cpu.iew.exec_nop::0 109 # number of nop insts executed +system.cpu.iew.exec_nop::1 90 # number of nop insts executed system.cpu.iew.exec_nop::total 199 # number of nop insts executed -system.cpu.iew.exec_refs::0 3467 # number of memory reference insts executed -system.cpu.iew.exec_refs::1 3404 # number of memory reference insts executed -system.cpu.iew.exec_refs::total 6871 # number of memory reference insts executed -system.cpu.iew.exec_branches::0 1580 # Number of branches executed -system.cpu.iew.exec_branches::1 1582 # Number of branches executed -system.cpu.iew.exec_branches::total 3162 # Number of branches executed -system.cpu.iew.exec_stores::0 1072 # Number of stores executed -system.cpu.iew.exec_stores::1 1042 # Number of stores executed +system.cpu.iew.exec_refs::0 3417 # number of memory reference insts executed +system.cpu.iew.exec_refs::1 3414 # number of memory reference insts executed +system.cpu.iew.exec_refs::total 6831 # number of memory reference insts executed +system.cpu.iew.exec_branches::0 1584 # Number of branches executed +system.cpu.iew.exec_branches::1 1595 # Number of branches executed +system.cpu.iew.exec_branches::total 3179 # Number of branches executed +system.cpu.iew.exec_stores::0 1066 # Number of stores executed +system.cpu.iew.exec_stores::1 1048 # Number of stores executed system.cpu.iew.exec_stores::total 2114 # Number of stores executed -system.cpu.iew.exec_rate 0.415620 # Inst execution rate -system.cpu.iew.wb_sent::0 9597 # cumulative count of insts sent to commit -system.cpu.iew.wb_sent::1 9491 # cumulative count of insts sent to commit -system.cpu.iew.wb_sent::total 19088 # cumulative count of insts sent to commit -system.cpu.iew.wb_count::0 9418 # cumulative count of insts written-back -system.cpu.iew.wb_count::1 9362 # cumulative count of insts written-back -system.cpu.iew.wb_count::total 18780 # cumulative count of insts written-back -system.cpu.iew.wb_producers::0 4881 # num instructions producing a value -system.cpu.iew.wb_producers::1 4800 # num instructions producing a value -system.cpu.iew.wb_producers::total 9681 # num instructions producing a value -system.cpu.iew.wb_consumers::0 6383 # num instructions consuming a value -system.cpu.iew.wb_consumers::1 6247 # num instructions consuming a value -system.cpu.iew.wb_consumers::total 12630 # num instructions consuming a value +system.cpu.iew.exec_rate 0.416096 # Inst execution rate +system.cpu.iew.wb_sent::0 9509 # cumulative count of insts sent to commit +system.cpu.iew.wb_sent::1 9507 # cumulative count of insts sent to commit +system.cpu.iew.wb_sent::total 19016 # cumulative count of insts sent to commit +system.cpu.iew.wb_count::0 9333 # cumulative count of insts written-back +system.cpu.iew.wb_count::1 9370 # cumulative count of insts written-back +system.cpu.iew.wb_count::total 18703 # cumulative count of insts written-back +system.cpu.iew.wb_producers::0 4798 # num instructions producing a value +system.cpu.iew.wb_producers::1 4829 # num instructions producing a value +system.cpu.iew.wb_producers::total 9627 # num instructions producing a value +system.cpu.iew.wb_consumers::0 6247 # num instructions consuming a value +system.cpu.iew.wb_consumers::1 6319 # num instructions consuming a value +system.cpu.iew.wb_consumers::total 12566 # num instructions consuming a value system.cpu.iew.wb_penalized::0 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.wb_penalized::1 0 # number of instrctions required to write to 'other' IQ system.cpu.iew.wb_penalized::total 0 # number of instrctions required to write to 'other' IQ -system.cpu.iew.wb_rate::0 0.192956 # insts written-back per cycle -system.cpu.iew.wb_rate::1 0.191809 # insts written-back per cycle -system.cpu.iew.wb_rate::total 0.384765 # insts written-back per cycle -system.cpu.iew.wb_fanout::0 0.764687 # average fanout of values written-back -system.cpu.iew.wb_fanout::1 0.768369 # average fanout of values written-back -system.cpu.iew.wb_fanout::total 0.766508 # average fanout of values written-back +system.cpu.iew.wb_rate::0 0.192592 # insts written-back per cycle +system.cpu.iew.wb_rate::1 0.193355 # insts written-back per cycle +system.cpu.iew.wb_rate::total 0.385947 # insts written-back per cycle +system.cpu.iew.wb_fanout::0 0.768049 # average fanout of values written-back +system.cpu.iew.wb_fanout::1 0.764203 # average fanout of values written-back +system.cpu.iew.wb_fanout::total 0.766115 # average fanout of values written-back system.cpu.iew.wb_penalized_rate::0 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.iew.wb_penalized_rate::1 0 # fraction of instructions written-back that wrote to 'other' IQ system.cpu.iew.wb_penalized_rate::total 0 # fraction of instructions written-back that wrote to 'other' IQ -system.cpu.commit.commitSquashedInsts 13991 # The number of squashed insts skipped by commit +system.cpu.commit.commitSquashedInsts 13828 # The number of squashed insts skipped by commit system.cpu.commit.commitNonSpecStalls 34 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 1133 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 28610 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 0.446662 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 1.213615 # Number of insts commited each cycle +system.cpu.commit.branchMispredicts 1125 # The number of times a branch was mispredicted +system.cpu.commit.committed_per_cycle::samples 29486 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::mean 0.433392 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::stdev 1.196069 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 22891 80.01% 80.01% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 3017 10.55% 90.56% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 1097 3.83% 94.39% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 546 1.91% 96.30% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 330 1.15% 97.45% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 253 0.88% 98.34% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 201 0.70% 99.04% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 61 0.21% 99.25% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 214 0.75% 100.00% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::0 23745 80.53% 80.53% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::1 3040 10.31% 90.84% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::2 1123 3.81% 94.65% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::3 504 1.71% 96.36% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::4 341 1.16% 97.51% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::5 269 0.91% 98.43% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::6 187 0.63% 99.06% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::7 66 0.22% 99.28% # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::8 211 0.72% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 28610 # Number of insts commited each cycle +system.cpu.commit.committed_per_cycle::total 29486 # Number of insts commited each cycle system.cpu.commit.committedInsts::0 6390 # Number of instructions committed system.cpu.commit.committedInsts::1 6389 # Number of instructions committed system.cpu.commit.committedInsts::total 12779 # Number of instructions committed @@ -599,102 +601,102 @@ system.cpu.commit.int_insts::total 12614 # Nu system.cpu.commit.function_calls::0 127 # Number of function calls committed. system.cpu.commit.function_calls::1 127 # Number of function calls committed. system.cpu.commit.function_calls::total 254 # Number of function calls committed. -system.cpu.commit.bw_lim_events 214 # number cycles where commit BW limit reached +system.cpu.commit.bw_lim_events 211 # number cycles where commit BW limit reached system.cpu.commit.bw_limited::0 0 # number of insts not committed due to BW limits system.cpu.commit.bw_limited::1 0 # number of insts not committed due to BW limits system.cpu.commit.bw_limited::total 0 # number of insts not committed due to BW limits -system.cpu.rob.rob_reads 131690 # The number of ROB reads -system.cpu.rob.rob_writes 56322 # The number of ROB writes -system.cpu.timesIdled 365 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 20133 # Total number of cycles that the CPU has spent unscheduled due to idling +system.cpu.rob.rob_reads 132694 # The number of ROB reads +system.cpu.rob.rob_writes 55968 # The number of ROB writes +system.cpu.timesIdled 379 # Number of times that the entire CPU went into an idle state and unscheduled itself +system.cpu.idleCycles 18907 # Total number of cycles that the CPU has spent unscheduled due to idling system.cpu.committedInsts::0 6373 # Number of Instructions Simulated system.cpu.committedInsts::1 6372 # Number of Instructions Simulated system.cpu.committedOps::0 6373 # Number of Ops (including micro ops) Simulated system.cpu.committedOps::1 6372 # Number of Ops (including micro ops) Simulated system.cpu.committedInsts_total 12745 # Number of Instructions Simulated -system.cpu.cpi::0 7.658716 # CPI: Cycles Per Instruction -system.cpu.cpi::1 7.659918 # CPI: Cycles Per Instruction -system.cpu.cpi_total 3.829659 # CPI: Total CPI of All Threads -system.cpu.ipc::0 0.130570 # IPC: Instructions Per Cycle -system.cpu.ipc::1 0.130550 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.261120 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 25473 # number of integer regfile reads -system.cpu.int_regfile_writes 14213 # number of integer regfile writes +system.cpu.cpi::0 7.603954 # CPI: Cycles Per Instruction +system.cpu.cpi::1 7.605148 # CPI: Cycles Per Instruction +system.cpu.cpi_total 3.802275 # CPI: Total CPI of All Threads +system.cpu.ipc::0 0.131511 # IPC: Instructions Per Cycle +system.cpu.ipc::1 0.131490 # IPC: Instructions Per Cycle +system.cpu.ipc_total 0.263000 # IPC: Total IPC of All Threads +system.cpu.int_regfile_reads 25291 # number of integer regfile reads +system.cpu.int_regfile_writes 14128 # number of integer regfile writes system.cpu.fp_regfile_reads 16 # number of floating regfile reads system.cpu.fp_regfile_writes 4 # number of floating regfile writes system.cpu.misc_regfile_reads 2 # number of misc regfile reads system.cpu.misc_regfile_writes 2 # number of misc regfile writes -system.cpu.toL2Bus.throughput 2559580397 # Throughput (bytes/s) -system.cpu.toL2Bus.trans_dist::ReadReq 830 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadResp 830 # Transaction distribution +system.cpu.toL2Bus.throughput 2580655812 # Throughput (bytes/s) +system.cpu.toL2Bus.trans_dist::ReadReq 831 # Transaction distribution +system.cpu.toL2Bus.trans_dist::ReadResp 831 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExReq 146 # Transaction distribution system.cpu.toL2Bus.trans_dist::ReadExResp 146 # Transaction distribution system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1252 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 700 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 1952 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 702 # Packet count per connected master and slave (bytes) +system.cpu.toL2Bus.pkt_count::total 1954 # Packet count per connected master and slave (bytes) system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 40064 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22400 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.tot_pkt_size::total 62464 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.data_through_bus 62464 # Total data (bytes) +system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 22464 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.tot_pkt_size::total 62528 # Cumulative packet size per connected master and slave (bytes) +system.cpu.toL2Bus.data_through_bus 62528 # Total data (bytes) system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes) -system.cpu.toL2Bus.reqLayer0.occupancy 488000 # Layer occupancy (ticks) +system.cpu.toL2Bus.reqLayer0.occupancy 488500 # Layer occupancy (ticks) system.cpu.toL2Bus.reqLayer0.utilization 2.0 # Layer utilization (%) system.cpu.toL2Bus.respLayer0.occupancy 1029500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer0.utilization 4.2 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 566500 # Layer occupancy (ticks) +system.cpu.toL2Bus.respLayer1.occupancy 562500 # Layer occupancy (ticks) system.cpu.toL2Bus.respLayer1.utilization 2.3 # Layer utilization (%) system.cpu.icache.tags.replacements::0 6 # number of replacements system.cpu.icache.tags.replacements::1 0 # number of replacements system.cpu.icache.tags.replacements::total 6 # number of replacements -system.cpu.icache.tags.tagsinuse 309.632563 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 4375 # Total number of references to valid blocks. +system.cpu.icache.tags.tagsinuse 312.493120 # Cycle average of tags in use +system.cpu.icache.tags.total_refs 4319 # Total number of references to valid blocks. system.cpu.icache.tags.sampled_refs 626 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 6.988818 # Average number of references to valid blocks. +system.cpu.icache.tags.avg_refs 6.899361 # Average number of references to valid blocks. system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 309.632563 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.151188 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.151188 # Average percentage of cache occupancy -system.cpu.icache.ReadReq_hits::cpu.inst 4375 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 4375 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 4375 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 4375 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 4375 # number of overall hits -system.cpu.icache.overall_hits::total 4375 # number of overall hits +system.cpu.icache.tags.occ_blocks::cpu.inst 312.493120 # Average occupied blocks per requestor +system.cpu.icache.tags.occ_percent::cpu.inst 0.152585 # Average percentage of cache occupancy +system.cpu.icache.tags.occ_percent::total 0.152585 # Average percentage of cache occupancy +system.cpu.icache.ReadReq_hits::cpu.inst 4319 # number of ReadReq hits +system.cpu.icache.ReadReq_hits::total 4319 # number of ReadReq hits +system.cpu.icache.demand_hits::cpu.inst 4319 # number of demand (read+write) hits +system.cpu.icache.demand_hits::total 4319 # number of demand (read+write) hits +system.cpu.icache.overall_hits::cpu.inst 4319 # number of overall hits +system.cpu.icache.overall_hits::total 4319 # number of overall hits system.cpu.icache.ReadReq_misses::cpu.inst 1049 # number of ReadReq misses system.cpu.icache.ReadReq_misses::total 1049 # number of ReadReq misses system.cpu.icache.demand_misses::cpu.inst 1049 # number of demand (read+write) misses system.cpu.icache.demand_misses::total 1049 # number of demand (read+write) misses system.cpu.icache.overall_misses::cpu.inst 1049 # number of overall misses system.cpu.icache.overall_misses::total 1049 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 69677745 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 69677745 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 69677745 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 69677745 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 69677745 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 69677745 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 5424 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 5424 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 5424 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 5424 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 5424 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 5424 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.193400 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.193400 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.193400 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.193400 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.193400 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.193400 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66423.017159 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 66423.017159 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 66423.017159 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 66423.017159 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 66423.017159 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 66423.017159 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 2785 # number of cycles access was blocked +system.cpu.icache.ReadReq_miss_latency::cpu.inst 69934495 # number of ReadReq miss cycles +system.cpu.icache.ReadReq_miss_latency::total 69934495 # number of ReadReq miss cycles +system.cpu.icache.demand_miss_latency::cpu.inst 69934495 # number of demand (read+write) miss cycles +system.cpu.icache.demand_miss_latency::total 69934495 # number of demand (read+write) miss cycles +system.cpu.icache.overall_miss_latency::cpu.inst 69934495 # number of overall miss cycles +system.cpu.icache.overall_miss_latency::total 69934495 # number of overall miss cycles +system.cpu.icache.ReadReq_accesses::cpu.inst 5368 # number of ReadReq accesses(hits+misses) +system.cpu.icache.ReadReq_accesses::total 5368 # number of ReadReq accesses(hits+misses) +system.cpu.icache.demand_accesses::cpu.inst 5368 # number of demand (read+write) accesses +system.cpu.icache.demand_accesses::total 5368 # number of demand (read+write) accesses +system.cpu.icache.overall_accesses::cpu.inst 5368 # number of overall (read+write) accesses +system.cpu.icache.overall_accesses::total 5368 # number of overall (read+write) accesses +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.195417 # miss rate for ReadReq accesses +system.cpu.icache.ReadReq_miss_rate::total 0.195417 # miss rate for ReadReq accesses +system.cpu.icache.demand_miss_rate::cpu.inst 0.195417 # miss rate for demand accesses +system.cpu.icache.demand_miss_rate::total 0.195417 # miss rate for demand accesses +system.cpu.icache.overall_miss_rate::cpu.inst 0.195417 # miss rate for overall accesses +system.cpu.icache.overall_miss_rate::total 0.195417 # miss rate for overall accesses +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66667.774071 # average ReadReq miss latency +system.cpu.icache.ReadReq_avg_miss_latency::total 66667.774071 # average ReadReq miss latency +system.cpu.icache.demand_avg_miss_latency::cpu.inst 66667.774071 # average overall miss latency +system.cpu.icache.demand_avg_miss_latency::total 66667.774071 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::cpu.inst 66667.774071 # average overall miss latency +system.cpu.icache.overall_avg_miss_latency::total 66667.774071 # average overall miss latency +system.cpu.icache.blocked_cycles::no_mshrs 2561 # number of cycles access was blocked system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 57 # number of cycles access was blocked +system.cpu.icache.blocked::no_mshrs 58 # number of cycles access was blocked system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 48.859649 # average number of cycles each access was blocked +system.cpu.icache.avg_blocked_cycles::no_mshrs 44.155172 # average number of cycles each access was blocked system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.icache.fast_writes 0 # number of fast writes performed system.cpu.icache.cache_copies 0 # number of cache copies performed @@ -710,38 +712,38 @@ system.cpu.icache.demand_mshr_misses::cpu.inst 626 system.cpu.icache.demand_mshr_misses::total 626 # number of demand (read+write) MSHR misses system.cpu.icache.overall_mshr_misses::cpu.inst 626 # number of overall MSHR misses system.cpu.icache.overall_mshr_misses::total 626 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 46998246 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 46998246 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 46998246 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 46998246 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 46998246 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 46998246 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.115413 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.115413 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.115413 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.115413 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.115413 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.115413 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75077.070288 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75077.070288 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75077.070288 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 75077.070288 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75077.070288 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 75077.070288 # average overall mshr miss latency +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 46953746 # number of ReadReq MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_latency::total 46953746 # number of ReadReq MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 46953746 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.demand_mshr_miss_latency::total 46953746 # number of demand (read+write) MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 46953746 # number of overall MSHR miss cycles +system.cpu.icache.overall_mshr_miss_latency::total 46953746 # number of overall MSHR miss cycles +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.116617 # mshr miss rate for ReadReq accesses +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.116617 # mshr miss rate for ReadReq accesses +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.116617 # mshr miss rate for demand accesses +system.cpu.icache.demand_mshr_miss_rate::total 0.116617 # mshr miss rate for demand accesses +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.116617 # mshr miss rate for overall accesses +system.cpu.icache.overall_mshr_miss_rate::total 0.116617 # mshr miss rate for overall accesses +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 75005.984026 # average ReadReq mshr miss latency +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 75005.984026 # average ReadReq mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 75005.984026 # average overall mshr miss latency +system.cpu.icache.demand_avg_mshr_miss_latency::total 75005.984026 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 75005.984026 # average overall mshr miss latency +system.cpu.icache.overall_avg_mshr_miss_latency::total 75005.984026 # average overall mshr miss latency system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.l2cache.tags.replacements::0 0 # number of replacements system.cpu.l2cache.tags.replacements::1 0 # number of replacements system.cpu.l2cache.tags.replacements::total 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 428.856997 # Cycle average of tags in use +system.cpu.l2cache.tags.tagsinuse 433.166095 # Cycle average of tags in use system.cpu.l2cache.tags.total_refs 2 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 828 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.002415 # Average number of references to valid blocks. +system.cpu.l2cache.tags.sampled_refs 829 # Sample count of references to valid blocks. +system.cpu.l2cache.tags.avg_refs 0.002413 # Average number of references to valid blocks. system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 310.126222 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 118.730775 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.009464 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.003623 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.013088 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_blocks::cpu.inst 313.001767 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_blocks::cpu.data 120.164328 # Average occupied blocks per requestor +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.009552 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::cpu.data 0.003667 # Average percentage of cache occupancy +system.cpu.l2cache.tags.occ_percent::total 0.013219 # Average percentage of cache occupancy system.cpu.l2cache.ReadReq_hits::cpu.inst 2 # number of ReadReq hits system.cpu.l2cache.ReadReq_hits::total 2 # number of ReadReq hits system.cpu.l2cache.demand_hits::cpu.inst 2 # number of demand (read+write) hits @@ -749,60 +751,60 @@ system.cpu.l2cache.demand_hits::total 2 # nu system.cpu.l2cache.overall_hits::cpu.inst 2 # number of overall hits system.cpu.l2cache.overall_hits::total 2 # number of overall hits system.cpu.l2cache.ReadReq_misses::cpu.inst 624 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::cpu.data 204 # number of ReadReq misses -system.cpu.l2cache.ReadReq_misses::total 828 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::cpu.data 205 # number of ReadReq misses +system.cpu.l2cache.ReadReq_misses::total 829 # number of ReadReq misses system.cpu.l2cache.ReadExReq_misses::cpu.data 146 # number of ReadExReq misses system.cpu.l2cache.ReadExReq_misses::total 146 # number of ReadExReq misses system.cpu.l2cache.demand_misses::cpu.inst 624 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 350 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 974 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::cpu.data 351 # number of demand (read+write) misses +system.cpu.l2cache.demand_misses::total 975 # number of demand (read+write) misses system.cpu.l2cache.overall_misses::cpu.inst 624 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 350 # number of overall misses -system.cpu.l2cache.overall_misses::total 974 # number of overall misses -system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 46348500 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::cpu.data 16213750 # number of ReadReq miss cycles -system.cpu.l2cache.ReadReq_miss_latency::total 62562250 # number of ReadReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 11913750 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 11913750 # number of ReadExReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 46348500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 28127500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 74476000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 46348500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 28127500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 74476000 # number of overall miss cycles +system.cpu.l2cache.overall_misses::cpu.data 351 # number of overall misses +system.cpu.l2cache.overall_misses::total 975 # number of overall misses +system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 46304000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::cpu.data 16910000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadReq_miss_latency::total 63214000 # number of ReadReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 11874500 # number of ReadExReq miss cycles +system.cpu.l2cache.ReadExReq_miss_latency::total 11874500 # number of ReadExReq miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.inst 46304000 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::cpu.data 28784500 # number of demand (read+write) miss cycles +system.cpu.l2cache.demand_miss_latency::total 75088500 # number of demand (read+write) miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.inst 46304000 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::cpu.data 28784500 # number of overall miss cycles +system.cpu.l2cache.overall_miss_latency::total 75088500 # number of overall miss cycles system.cpu.l2cache.ReadReq_accesses::cpu.inst 626 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::cpu.data 204 # number of ReadReq accesses(hits+misses) -system.cpu.l2cache.ReadReq_accesses::total 830 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::cpu.data 205 # number of ReadReq accesses(hits+misses) +system.cpu.l2cache.ReadReq_accesses::total 831 # number of ReadReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::cpu.data 146 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.ReadExReq_accesses::total 146 # number of ReadExReq accesses(hits+misses) system.cpu.l2cache.demand_accesses::cpu.inst 626 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 350 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 976 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::cpu.data 351 # number of demand (read+write) accesses +system.cpu.l2cache.demand_accesses::total 977 # number of demand (read+write) accesses system.cpu.l2cache.overall_accesses::cpu.inst 626 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 350 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 976 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::cpu.data 351 # number of overall (read+write) accesses +system.cpu.l2cache.overall_accesses::total 977 # number of overall (read+write) accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.996805 # miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_miss_rate::cpu.data 1 # miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_miss_rate::total 0.997590 # miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_miss_rate::total 0.997593 # miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses system.cpu.l2cache.demand_miss_rate::cpu.inst 0.996805 # miss rate for demand accesses system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.997951 # miss rate for demand accesses +system.cpu.l2cache.demand_miss_rate::total 0.997953 # miss rate for demand accesses system.cpu.l2cache.overall_miss_rate::cpu.inst 0.996805 # miss rate for overall accesses system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.997951 # miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74276.442308 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 79479.166667 # average ReadReq miss latency -system.cpu.l2cache.ReadReq_avg_miss_latency::total 75558.272947 # average ReadReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81601.027397 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 81601.027397 # average ReadExReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74276.442308 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 80364.285714 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 76464.065708 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74276.442308 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 80364.285714 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 76464.065708 # average overall miss latency +system.cpu.l2cache.overall_miss_rate::total 0.997953 # miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74205.128205 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 82487.804878 # average ReadReq miss latency +system.cpu.l2cache.ReadReq_avg_miss_latency::total 76253.317250 # average ReadReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 81332.191781 # average ReadExReq miss latency +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 81332.191781 # average ReadExReq miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74205.128205 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 82007.122507 # average overall miss latency +system.cpu.l2cache.demand_avg_miss_latency::total 77013.846154 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74205.128205 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 82007.122507 # average overall miss latency +system.cpu.l2cache.overall_avg_miss_latency::total 77013.846154 # average overall miss latency system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked @@ -812,157 +814,157 @@ system.cpu.l2cache.avg_blocked_cycles::no_targets nan system.cpu.l2cache.fast_writes 0 # number of fast writes performed system.cpu.l2cache.cache_copies 0 # number of cache copies performed system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 624 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 204 # number of ReadReq MSHR misses -system.cpu.l2cache.ReadReq_mshr_misses::total 828 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 205 # number of ReadReq MSHR misses +system.cpu.l2cache.ReadReq_mshr_misses::total 829 # number of ReadReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 146 # number of ReadExReq MSHR misses system.cpu.l2cache.ReadExReq_mshr_misses::total 146 # number of ReadExReq MSHR misses system.cpu.l2cache.demand_mshr_misses::cpu.inst 624 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 350 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 974 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::cpu.data 351 # number of demand (read+write) MSHR misses +system.cpu.l2cache.demand_mshr_misses::total 975 # number of demand (read+write) MSHR misses system.cpu.l2cache.overall_mshr_misses::cpu.inst 624 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 350 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 974 # number of overall MSHR misses -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 38573000 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 13696250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadReq_mshr_miss_latency::total 52269250 # number of ReadReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 10103750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 10103750 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 38573000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 23800000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 62373000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 38573000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 23800000 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 62373000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_misses::cpu.data 351 # number of overall MSHR misses +system.cpu.l2cache.overall_mshr_misses::total 975 # number of overall MSHR misses +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 38522500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 14387500 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadReq_mshr_miss_latency::total 52910000 # number of ReadReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 10067500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 10067500 # number of ReadExReq MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 38522500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 24455000 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.demand_mshr_miss_latency::total 62977500 # number of demand (read+write) MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 38522500 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 24455000 # number of overall MSHR miss cycles +system.cpu.l2cache.overall_mshr_miss_latency::total 62977500 # number of overall MSHR miss cycles system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadReq accesses -system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997590 # mshr miss rate for ReadReq accesses +system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.997593 # mshr miss rate for ReadReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for demand accesses system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.997951 # mshr miss rate for demand accesses +system.cpu.l2cache.demand_mshr_miss_rate::total 0.997953 # mshr miss rate for demand accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.996805 # mshr miss rate for overall accesses system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.997951 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61815.705128 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 67138.480392 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63127.113527 # average ReadReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 69203.767123 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 69203.767123 # average ReadExReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61815.705128 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68000 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64037.987680 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61815.705128 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68000 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64037.987680 # average overall mshr miss latency +system.cpu.l2cache.overall_mshr_miss_rate::total 0.997953 # mshr miss rate for overall accesses +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61734.775641 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 70182.926829 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63823.884198 # average ReadReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68955.479452 # average ReadExReq mshr miss latency +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68955.479452 # average ReadExReq mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 61734.775641 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69672.364672 # average overall mshr miss latency +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 64592.307692 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 61734.775641 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69672.364672 # average overall mshr miss latency +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 64592.307692 # average overall mshr miss latency system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate system.cpu.dcache.tags.replacements::0 0 # number of replacements system.cpu.dcache.tags.replacements::1 0 # number of replacements system.cpu.dcache.tags.replacements::total 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 211.884963 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 4493 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 350 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 12.837143 # Average number of references to valid blocks. +system.cpu.dcache.tags.tagsinuse 214.018929 # Cycle average of tags in use +system.cpu.dcache.tags.total_refs 4470 # Total number of references to valid blocks. +system.cpu.dcache.tags.sampled_refs 351 # Sample count of references to valid blocks. +system.cpu.dcache.tags.avg_refs 12.735043 # Average number of references to valid blocks. system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 211.884963 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.051730 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.051730 # Average percentage of cache occupancy -system.cpu.dcache.ReadReq_hits::cpu.data 3469 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 3469 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 1024 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 1024 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 4493 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 4493 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 4493 # number of overall hits -system.cpu.dcache.overall_hits::total 4493 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 324 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 324 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 706 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 706 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 1030 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1030 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1030 # number of overall misses -system.cpu.dcache.overall_misses::total 1030 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 22955250 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 22955250 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 48876949 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 48876949 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 71832199 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 71832199 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 71832199 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 71832199 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 3793 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 3793 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.tags.occ_blocks::cpu.data 214.018929 # Average occupied blocks per requestor +system.cpu.dcache.tags.occ_percent::cpu.data 0.052251 # Average percentage of cache occupancy +system.cpu.dcache.tags.occ_percent::total 0.052251 # Average percentage of cache occupancy +system.cpu.dcache.ReadReq_hits::cpu.data 3448 # number of ReadReq hits +system.cpu.dcache.ReadReq_hits::total 3448 # number of ReadReq hits +system.cpu.dcache.WriteReq_hits::cpu.data 1022 # number of WriteReq hits +system.cpu.dcache.WriteReq_hits::total 1022 # number of WriteReq hits +system.cpu.dcache.demand_hits::cpu.data 4470 # number of demand (read+write) hits +system.cpu.dcache.demand_hits::total 4470 # number of demand (read+write) hits +system.cpu.dcache.overall_hits::cpu.data 4470 # number of overall hits +system.cpu.dcache.overall_hits::total 4470 # number of overall hits +system.cpu.dcache.ReadReq_misses::cpu.data 329 # number of ReadReq misses +system.cpu.dcache.ReadReq_misses::total 329 # number of ReadReq misses +system.cpu.dcache.WriteReq_misses::cpu.data 708 # number of WriteReq misses +system.cpu.dcache.WriteReq_misses::total 708 # number of WriteReq misses +system.cpu.dcache.demand_misses::cpu.data 1037 # number of demand (read+write) misses +system.cpu.dcache.demand_misses::total 1037 # number of demand (read+write) misses +system.cpu.dcache.overall_misses::cpu.data 1037 # number of overall misses +system.cpu.dcache.overall_misses::total 1037 # number of overall misses +system.cpu.dcache.ReadReq_miss_latency::cpu.data 23849750 # number of ReadReq miss cycles +system.cpu.dcache.ReadReq_miss_latency::total 23849750 # number of ReadReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::cpu.data 50904202 # number of WriteReq miss cycles +system.cpu.dcache.WriteReq_miss_latency::total 50904202 # number of WriteReq miss cycles +system.cpu.dcache.demand_miss_latency::cpu.data 74753952 # number of demand (read+write) miss cycles +system.cpu.dcache.demand_miss_latency::total 74753952 # number of demand (read+write) miss cycles +system.cpu.dcache.overall_miss_latency::cpu.data 74753952 # number of overall miss cycles +system.cpu.dcache.overall_miss_latency::total 74753952 # number of overall miss cycles +system.cpu.dcache.ReadReq_accesses::cpu.data 3777 # number of ReadReq accesses(hits+misses) +system.cpu.dcache.ReadReq_accesses::total 3777 # number of ReadReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::cpu.data 1730 # number of WriteReq accesses(hits+misses) system.cpu.dcache.WriteReq_accesses::total 1730 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 5523 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 5523 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 5523 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 5523 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.085421 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.085421 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.408092 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.408092 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.186493 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.186493 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.186493 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.186493 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 70849.537037 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 70849.537037 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69230.805949 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 69230.805949 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 69739.999029 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 69739.999029 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 69739.999029 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 69739.999029 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 4722 # number of cycles access was blocked +system.cpu.dcache.demand_accesses::cpu.data 5507 # number of demand (read+write) accesses +system.cpu.dcache.demand_accesses::total 5507 # number of demand (read+write) accesses +system.cpu.dcache.overall_accesses::cpu.data 5507 # number of overall (read+write) accesses +system.cpu.dcache.overall_accesses::total 5507 # number of overall (read+write) accesses +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.087106 # miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_miss_rate::total 0.087106 # miss rate for ReadReq accesses +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.409249 # miss rate for WriteReq accesses +system.cpu.dcache.WriteReq_miss_rate::total 0.409249 # miss rate for WriteReq accesses +system.cpu.dcache.demand_miss_rate::cpu.data 0.188306 # miss rate for demand accesses +system.cpu.dcache.demand_miss_rate::total 0.188306 # miss rate for demand accesses +system.cpu.dcache.overall_miss_rate::cpu.data 0.188306 # miss rate for overall accesses +system.cpu.dcache.overall_miss_rate::total 0.188306 # miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 72491.641337 # average ReadReq miss latency +system.cpu.dcache.ReadReq_avg_miss_latency::total 72491.641337 # average ReadReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 71898.590395 # average WriteReq miss latency +system.cpu.dcache.WriteReq_avg_miss_latency::total 71898.590395 # average WriteReq miss latency +system.cpu.dcache.demand_avg_miss_latency::cpu.data 72086.742527 # average overall miss latency +system.cpu.dcache.demand_avg_miss_latency::total 72086.742527 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::cpu.data 72086.742527 # average overall miss latency +system.cpu.dcache.overall_avg_miss_latency::total 72086.742527 # average overall miss latency +system.cpu.dcache.blocked_cycles::no_mshrs 4541 # number of cycles access was blocked system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 117 # number of cycles access was blocked +system.cpu.dcache.blocked::no_mshrs 118 # number of cycles access was blocked system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 40.358974 # average number of cycles each access was blocked +system.cpu.dcache.avg_blocked_cycles::no_mshrs 38.483051 # average number of cycles each access was blocked system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked system.cpu.dcache.fast_writes 0 # number of fast writes performed system.cpu.dcache.cache_copies 0 # number of cache copies performed -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 120 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 120 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 560 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 560 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 680 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 680 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 680 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 680 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 204 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 204 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 124 # number of ReadReq MSHR hits +system.cpu.dcache.ReadReq_mshr_hits::total 124 # number of ReadReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 562 # number of WriteReq MSHR hits +system.cpu.dcache.WriteReq_mshr_hits::total 562 # number of WriteReq MSHR hits +system.cpu.dcache.demand_mshr_hits::cpu.data 686 # number of demand (read+write) MSHR hits +system.cpu.dcache.demand_mshr_hits::total 686 # number of demand (read+write) MSHR hits +system.cpu.dcache.overall_mshr_hits::cpu.data 686 # number of overall MSHR hits +system.cpu.dcache.overall_mshr_hits::total 686 # number of overall MSHR hits +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 205 # number of ReadReq MSHR misses +system.cpu.dcache.ReadReq_mshr_misses::total 205 # number of ReadReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::cpu.data 146 # number of WriteReq MSHR misses system.cpu.dcache.WriteReq_mshr_misses::total 146 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 350 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 350 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 350 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 350 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 16427250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 16427250 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 12061996 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 12061996 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 28489246 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 28489246 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 28489246 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 28489246 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.053783 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.053783 # mshr miss rate for ReadReq accesses +system.cpu.dcache.demand_mshr_misses::cpu.data 351 # number of demand (read+write) MSHR misses +system.cpu.dcache.demand_mshr_misses::total 351 # number of demand (read+write) MSHR misses +system.cpu.dcache.overall_mshr_misses::cpu.data 351 # number of overall MSHR misses +system.cpu.dcache.overall_mshr_misses::total 351 # number of overall MSHR misses +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 17123000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_latency::total 17123000 # number of ReadReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 12022996 # number of WriteReq MSHR miss cycles +system.cpu.dcache.WriteReq_mshr_miss_latency::total 12022996 # number of WriteReq MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29145996 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.demand_mshr_miss_latency::total 29145996 # number of demand (read+write) MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29145996 # number of overall MSHR miss cycles +system.cpu.dcache.overall_mshr_miss_latency::total 29145996 # number of overall MSHR miss cycles +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.054276 # mshr miss rate for ReadReq accesses +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.054276 # mshr miss rate for ReadReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.084393 # mshr miss rate for WriteReq accesses system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.084393 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063371 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.063371 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063371 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.063371 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 80525.735294 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80525.735294 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82616.410959 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82616.410959 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 81397.845714 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 81397.845714 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 81397.845714 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 81397.845714 # average overall mshr miss latency +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.063737 # mshr miss rate for demand accesses +system.cpu.dcache.demand_mshr_miss_rate::total 0.063737 # mshr miss rate for demand accesses +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.063737 # mshr miss rate for overall accesses +system.cpu.dcache.overall_mshr_miss_rate::total 0.063737 # mshr miss rate for overall accesses +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 83526.829268 # average ReadReq mshr miss latency +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83526.829268 # average ReadReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82349.287671 # average WriteReq mshr miss latency +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82349.287671 # average WriteReq mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 83037.025641 # average overall mshr miss latency +system.cpu.dcache.demand_avg_mshr_miss_latency::total 83037.025641 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 83037.025641 # average overall mshr miss latency +system.cpu.dcache.overall_avg_mshr_miss_latency::total 83037.025641 # average overall mshr miss latency system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate ---------- End Simulation Statistics ---------- |