diff options
Diffstat (limited to 'tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing')
6 files changed, 0 insertions, 2999 deletions
diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/EMPTY b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/EMPTY new file mode 100644 index 000000000..e69de29bb --- /dev/null +++ b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/EMPTY diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/config.ini b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/config.ini deleted file mode 100644 index 8ba8fdf37..000000000 --- a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/config.ini +++ /dev/null @@ -1,902 +0,0 @@ -[root] -type=Root -children=system -eventq_index=0 -full_system=false -sim_quantum=0 -time_sync_enable=false -time_sync_period=100000000000 -time_sync_spin_threshold=100000000 - -[system] -type=System -children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain -boot_osflags=a -cache_line_size=64 -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -exit_on_work_items=false -init_param=0 -kernel= -kernel_addr_check=true -load_addr_mask=1099511627775 -load_offset=0 -mem_mode=timing -mem_ranges= -memories=system.physmem -mmap_using_noreserve=false -multi_thread=false -num_work_ids=16 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -readfile= -symbolfile= -thermal_components= -thermal_model=Null -work_begin_ckpt_count=0 -work_begin_cpu_id_exit=-1 -work_begin_exit_count=0 -work_cpus_ckpt_count=0 -work_end_ckpt_count=0 -work_end_exit_count=0 -work_item_id=-1 -system_port=system.membus.slave[0] - -[system.clk_domain] -type=SrcClockDomain -clock=1000 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.cpu] -type=MinorCPU -children=branchPred dcache dtb executeFuncUnits icache interrupts isa itb l2cache toL2Bus tracer workload -branchPred=system.cpu.branchPred -checker=Null -clk_domain=system.cpu_clk_domain -cpu_id=0 -decodeCycleInput=true -decodeInputBufferSize=3 -decodeInputWidth=2 -decodeToExecuteForwardDelay=1 -default_p_state=UNDEFINED -do_checkpoint_insts=true -do_quiesce=true -do_statistics_insts=true -dtb=system.cpu.dtb -enableIdling=true -eventq_index=0 -executeAllowEarlyMemoryIssue=true -executeBranchDelay=1 -executeCommitLimit=2 -executeCycleInput=true -executeFuncUnits=system.cpu.executeFuncUnits -executeInputBufferSize=7 -executeInputWidth=2 -executeIssueLimit=2 -executeLSQMaxStoreBufferStoresPerCycle=2 -executeLSQRequestsQueueSize=1 -executeLSQStoreBufferSize=5 -executeLSQTransfersQueueSize=2 -executeMaxAccessesInMemory=2 -executeMemoryCommitLimit=1 -executeMemoryIssueLimit=1 -executeMemoryWidth=0 -executeSetTraceTimeOnCommit=true -executeSetTraceTimeOnIssue=false -fetch1FetchLimit=1 -fetch1LineSnapWidth=0 -fetch1LineWidth=0 -fetch1ToFetch2BackwardDelay=1 -fetch1ToFetch2ForwardDelay=1 -fetch2CycleInput=true -fetch2InputBufferSize=2 -fetch2ToDecodeForwardDelay=1 -function_trace=false -function_trace_start=0 -interrupts=system.cpu.interrupts -isa=system.cpu.isa -itb=system.cpu.itb -max_insts_all_threads=0 -max_insts_any_thread=0 -max_loads_all_threads=0 -max_loads_any_thread=0 -numThreads=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -profile=0 -progress_interval=0 -simpoint_start_insts= -socket_id=0 -switched_out=false -system=system -threadPolicy=RoundRobin -tracer=system.cpu.tracer -workload=system.cpu.workload -dcache_port=system.cpu.dcache.cpu_side -icache_port=system.cpu.icache.cpu_side - -[system.cpu.branchPred] -type=TournamentBP -BTBEntries=4096 -BTBTagSize=16 -RASSize=16 -choiceCtrBits=2 -choicePredictorSize=8192 -eventq_index=0 -globalCtrBits=2 -globalPredictorSize=8192 -indirectHashGHR=true -indirectHashTargets=true -indirectPathLength=3 -indirectSets=256 -indirectTagSize=16 -indirectWays=2 -instShiftAmt=2 -localCtrBits=2 -localHistoryTableSize=2048 -localPredictorSize=2048 -numThreads=1 -useIndirect=true - -[system.cpu.dcache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=262144 -system=system -tag_latency=2 -tags=system.cpu.dcache.tags -tgts_per_mshr=20 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu.dcache_port -mem_side=system.cpu.toL2Bus.slave[1] - -[system.cpu.dcache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=262144 -tag_latency=2 - -[system.cpu.dtb] -type=RiscvTLB -eventq_index=0 -size=64 - -[system.cpu.executeFuncUnits] -type=MinorFUPool -children=funcUnits0 funcUnits1 funcUnits2 funcUnits3 funcUnits4 funcUnits5 funcUnits6 -eventq_index=0 -funcUnits=system.cpu.executeFuncUnits.funcUnits0 system.cpu.executeFuncUnits.funcUnits1 system.cpu.executeFuncUnits.funcUnits2 system.cpu.executeFuncUnits.funcUnits3 system.cpu.executeFuncUnits.funcUnits4 system.cpu.executeFuncUnits.funcUnits5 system.cpu.executeFuncUnits.funcUnits6 - -[system.cpu.executeFuncUnits.funcUnits0] -type=MinorFU -children=opClasses timings -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses -opLat=3 -timings=system.cpu.executeFuncUnits.funcUnits0.timings - -[system.cpu.executeFuncUnits.funcUnits0.opClasses] -type=MinorOpClassSet -children=opClasses -eventq_index=0 -opClasses=system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses - -[system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses] -type=MinorOpClass -eventq_index=0 -opClass=IntAlu - -[system.cpu.executeFuncUnits.funcUnits0.timings] -type=MinorFUTiming -children=opClasses -description=Int -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=0 -match=0 -opClasses=system.cpu.executeFuncUnits.funcUnits0.timings.opClasses -srcRegsRelativeLats=2 -suppress=false - -[system.cpu.executeFuncUnits.funcUnits0.timings.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu.executeFuncUnits.funcUnits1] -type=MinorFU -children=opClasses timings -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses -opLat=3 -timings=system.cpu.executeFuncUnits.funcUnits1.timings - -[system.cpu.executeFuncUnits.funcUnits1.opClasses] -type=MinorOpClassSet -children=opClasses -eventq_index=0 -opClasses=system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses - -[system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses] -type=MinorOpClass -eventq_index=0 -opClass=IntAlu - -[system.cpu.executeFuncUnits.funcUnits1.timings] -type=MinorFUTiming -children=opClasses -description=Int -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=0 -match=0 -opClasses=system.cpu.executeFuncUnits.funcUnits1.timings.opClasses -srcRegsRelativeLats=2 -suppress=false - -[system.cpu.executeFuncUnits.funcUnits1.timings.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu.executeFuncUnits.funcUnits2] -type=MinorFU -children=opClasses timings -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses -opLat=3 -timings=system.cpu.executeFuncUnits.funcUnits2.timings - -[system.cpu.executeFuncUnits.funcUnits2.opClasses] -type=MinorOpClassSet -children=opClasses -eventq_index=0 -opClasses=system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses - -[system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses] -type=MinorOpClass -eventq_index=0 -opClass=IntMult - -[system.cpu.executeFuncUnits.funcUnits2.timings] -type=MinorFUTiming -children=opClasses -description=Mul -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=0 -match=0 -opClasses=system.cpu.executeFuncUnits.funcUnits2.timings.opClasses -srcRegsRelativeLats=0 -suppress=false - -[system.cpu.executeFuncUnits.funcUnits2.timings.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu.executeFuncUnits.funcUnits3] -type=MinorFU -children=opClasses -cantForwardFromFUIndices= -eventq_index=0 -issueLat=9 -opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses -opLat=9 -timings= - -[system.cpu.executeFuncUnits.funcUnits3.opClasses] -type=MinorOpClassSet -children=opClasses -eventq_index=0 -opClasses=system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses - -[system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses] -type=MinorOpClass -eventq_index=0 -opClass=IntDiv - -[system.cpu.executeFuncUnits.funcUnits4] -type=MinorFU -children=opClasses timings -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses -opLat=6 -timings=system.cpu.executeFuncUnits.funcUnits4.timings - -[system.cpu.executeFuncUnits.funcUnits4.opClasses] -type=MinorOpClassSet -children=opClasses00 opClasses01 opClasses02 opClasses03 opClasses04 opClasses05 opClasses06 opClasses07 opClasses08 opClasses09 opClasses10 opClasses11 opClasses12 opClasses13 opClasses14 opClasses15 opClasses16 opClasses17 opClasses18 opClasses19 opClasses20 opClasses21 opClasses22 opClasses23 opClasses24 opClasses25 opClasses26 opClasses27 -eventq_index=0 -opClasses=system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26 system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27 - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00] -type=MinorOpClass -eventq_index=0 -opClass=FloatAdd - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01] -type=MinorOpClass -eventq_index=0 -opClass=FloatCmp - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02] -type=MinorOpClass -eventq_index=0 -opClass=FloatCvt - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03] -type=MinorOpClass -eventq_index=0 -opClass=FloatMisc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04] -type=MinorOpClass -eventq_index=0 -opClass=FloatMult - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05] -type=MinorOpClass -eventq_index=0 -opClass=FloatMultAcc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06] -type=MinorOpClass -eventq_index=0 -opClass=FloatDiv - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07] -type=MinorOpClass -eventq_index=0 -opClass=FloatSqrt - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08] -type=MinorOpClass -eventq_index=0 -opClass=SimdAdd - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09] -type=MinorOpClass -eventq_index=0 -opClass=SimdAddAcc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10] -type=MinorOpClass -eventq_index=0 -opClass=SimdAlu - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11] -type=MinorOpClass -eventq_index=0 -opClass=SimdCmp - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12] -type=MinorOpClass -eventq_index=0 -opClass=SimdCvt - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13] -type=MinorOpClass -eventq_index=0 -opClass=SimdMisc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14] -type=MinorOpClass -eventq_index=0 -opClass=SimdMult - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15] -type=MinorOpClass -eventq_index=0 -opClass=SimdMultAcc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16] -type=MinorOpClass -eventq_index=0 -opClass=SimdShift - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17] -type=MinorOpClass -eventq_index=0 -opClass=SimdShiftAcc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18] -type=MinorOpClass -eventq_index=0 -opClass=SimdSqrt - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatAdd - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatAlu - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatCmp - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatCvt - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatDiv - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatMisc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatMult - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatMultAcc - -[system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27] -type=MinorOpClass -eventq_index=0 -opClass=SimdFloatSqrt - -[system.cpu.executeFuncUnits.funcUnits4.timings] -type=MinorFUTiming -children=opClasses -description=FloatSimd -eventq_index=0 -extraAssumedLat=0 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=0 -match=0 -opClasses=system.cpu.executeFuncUnits.funcUnits4.timings.opClasses -srcRegsRelativeLats=2 -suppress=false - -[system.cpu.executeFuncUnits.funcUnits4.timings.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu.executeFuncUnits.funcUnits5] -type=MinorFU -children=opClasses timings -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses -opLat=1 -timings=system.cpu.executeFuncUnits.funcUnits5.timings - -[system.cpu.executeFuncUnits.funcUnits5.opClasses] -type=MinorOpClassSet -children=opClasses0 opClasses1 opClasses2 opClasses3 -eventq_index=0 -opClasses=system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses2 system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses3 - -[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0] -type=MinorOpClass -eventq_index=0 -opClass=MemRead - -[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1] -type=MinorOpClass -eventq_index=0 -opClass=MemWrite - -[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses2] -type=MinorOpClass -eventq_index=0 -opClass=FloatMemRead - -[system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses3] -type=MinorOpClass -eventq_index=0 -opClass=FloatMemWrite - -[system.cpu.executeFuncUnits.funcUnits5.timings] -type=MinorFUTiming -children=opClasses -description=Mem -eventq_index=0 -extraAssumedLat=2 -extraCommitLat=0 -extraCommitLatExpr=Null -mask=0 -match=0 -opClasses=system.cpu.executeFuncUnits.funcUnits5.timings.opClasses -srcRegsRelativeLats=1 -suppress=false - -[system.cpu.executeFuncUnits.funcUnits5.timings.opClasses] -type=MinorOpClassSet -eventq_index=0 -opClasses= - -[system.cpu.executeFuncUnits.funcUnits6] -type=MinorFU -children=opClasses -cantForwardFromFUIndices= -eventq_index=0 -issueLat=1 -opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses -opLat=1 -timings= - -[system.cpu.executeFuncUnits.funcUnits6.opClasses] -type=MinorOpClassSet -children=opClasses0 opClasses1 -eventq_index=0 -opClasses=system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0 system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1 - -[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0] -type=MinorOpClass -eventq_index=0 -opClass=IprAccess - -[system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1] -type=MinorOpClass -eventq_index=0 -opClass=InstPrefetch - -[system.cpu.icache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=2 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=2 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=true -max_miss_count=0 -mshrs=4 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=2 -sequential_access=false -size=131072 -system=system -tag_latency=2 -tags=system.cpu.icache.tags -tgts_per_mshr=20 -write_buffers=8 -writeback_clean=true -cpu_side=system.cpu.icache_port -mem_side=system.cpu.toL2Bus.slave[0] - -[system.cpu.icache.tags] -type=LRU -assoc=2 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=2 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=131072 -tag_latency=2 - -[system.cpu.interrupts] -type=RiscvInterrupts -eventq_index=0 - -[system.cpu.isa] -type=RiscvISA -eventq_index=0 - -[system.cpu.itb] -type=RiscvTLB -eventq_index=0 -size=64 - -[system.cpu.l2cache] -type=Cache -children=tags -addr_ranges=0:18446744073709551615:0:0:0:0 -assoc=8 -clk_domain=system.cpu_clk_domain -clusivity=mostly_incl -data_latency=20 -default_p_state=UNDEFINED -demand_mshr_reserve=1 -eventq_index=0 -is_read_only=false -max_miss_count=0 -mshrs=20 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -prefetch_on_access=false -prefetcher=Null -response_latency=20 -sequential_access=false -size=2097152 -system=system -tag_latency=20 -tags=system.cpu.l2cache.tags -tgts_per_mshr=12 -write_buffers=8 -writeback_clean=false -cpu_side=system.cpu.toL2Bus.master[0] -mem_side=system.membus.slave[1] - -[system.cpu.l2cache.tags] -type=LRU -assoc=8 -block_size=64 -clk_domain=system.cpu_clk_domain -data_latency=20 -default_p_state=UNDEFINED -eventq_index=0 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -power_model=Null -sequential_access=false -size=2097152 -tag_latency=20 - -[system.cpu.toL2Bus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.cpu_clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=0 -frontend_latency=1 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=false -power_model=Null -response_latency=1 -snoop_filter=system.cpu.toL2Bus.snoop_filter -snoop_response_latency=1 -system=system -use_default_range=false -width=32 -master=system.cpu.l2cache.cpu_side -slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side - -[system.cpu.toL2Bus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=0 -max_capacity=8388608 -system=system - -[system.cpu.tracer] -type=ExeTracer -eventq_index=0 - -[system.cpu.workload] -type=LiveProcess -cmd=insttest -cwd= -drivers= -egid=100 -env= -errout=cerr -euid=100 -eventq_index=0 -executable=/z/powerjg/gem5-upstream/tests/test-progs/insttest/bin/riscv/linux-rv64i/insttest -gid=100 -input=cin -kvmInSE=false -max_stack_size=67108864 -output=cout -pid=100 -ppid=99 -simpoint=0 -system=system -uid=100 -useArchPT=false - -[system.cpu_clk_domain] -type=SrcClockDomain -clock=500 -domain_id=-1 -eventq_index=0 -init_perf_level=0 -voltage_domain=system.voltage_domain - -[system.dvfs_handler] -type=DVFSHandler -domains= -enable=false -eventq_index=0 -sys_clk_domain=system.clk_domain -transition_latency=100000000 - -[system.membus] -type=CoherentXBar -children=snoop_filter -clk_domain=system.clk_domain -default_p_state=UNDEFINED -eventq_index=0 -forward_latency=4 -frontend_latency=3 -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -point_of_coherency=true -power_model=Null -response_latency=2 -snoop_filter=system.membus.snoop_filter -snoop_response_latency=4 -system=system -use_default_range=false -width=16 -master=system.physmem.port -slave=system.system_port system.cpu.l2cache.mem_side - -[system.membus.snoop_filter] -type=SnoopFilter -eventq_index=0 -lookup_latency=1 -max_capacity=8388608 -system=system - -[system.physmem] -type=DRAMCtrl -IDD0=0.055000 -IDD02=0.000000 -IDD2N=0.032000 -IDD2N2=0.000000 -IDD2P0=0.000000 -IDD2P02=0.000000 -IDD2P1=0.032000 -IDD2P12=0.000000 -IDD3N=0.038000 -IDD3N2=0.000000 -IDD3P0=0.000000 -IDD3P02=0.000000 -IDD3P1=0.038000 -IDD3P12=0.000000 -IDD4R=0.157000 -IDD4R2=0.000000 -IDD4W=0.125000 -IDD4W2=0.000000 -IDD5=0.235000 -IDD52=0.000000 -IDD6=0.020000 -IDD62=0.000000 -VDD=1.500000 -VDD2=0.000000 -activation_limit=4 -addr_mapping=RoRaBaCoCh -bank_groups_per_rank=0 -banks_per_rank=8 -burst_length=8 -channels=1 -clk_domain=system.clk_domain -conf_table_reported=true -default_p_state=UNDEFINED -device_bus_width=8 -device_rowbuffer_size=1024 -device_size=536870912 -devices_per_rank=8 -dll=true -eventq_index=0 -in_addr_map=true -kvm_map=true -max_accesses_per_row=16 -mem_sched_policy=frfcfs -min_writes_per_switch=16 -null=false -p_state_clk_gate_bins=20 -p_state_clk_gate_max=1000000000000 -p_state_clk_gate_min=1000 -page_policy=open_adaptive -power_model=Null -range=0:134217727:0:0:0:0 -ranks_per_channel=2 -read_buffer_size=32 -static_backend_latency=10000 -static_frontend_latency=10000 -tBURST=5000 -tCCD_L=0 -tCK=1250 -tCL=13750 -tCS=2500 -tRAS=35000 -tRCD=13750 -tREFI=7800000 -tRFC=260000 -tRP=13750 -tRRD=6000 -tRRD_L=0 -tRTP=7500 -tRTW=2500 -tWR=15000 -tWTR=7500 -tXAW=30000 -tXP=6000 -tXPDLL=0 -tXS=270000 -tXSDLL=0 -write_buffer_size=64 -write_high_thresh_perc=85 -write_low_thresh_perc=50 -port=system.membus.master[0] - -[system.voltage_domain] -type=VoltageDomain -eventq_index=0 -voltage=1.000000 - diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/config.json b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/config.json deleted file mode 100644 index 5ab2c4281..000000000 --- a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/config.json +++ /dev/null @@ -1,1211 +0,0 @@ -{ - "name": null, - "sim_quantum": 0, - "system": { - "kernel": "", - "mmap_using_noreserve": false, - "kernel_addr_check": true, - "membus": { - "point_of_coherency": true, - "system": "system", - "response_latency": 2, - "cxx_class": "CoherentXBar", - "forward_latency": 4, - "clk_domain": "system.clk_domain", - "width": 16, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "master": { - "peer": [ - "system.physmem.port" - ], - "role": "MASTER" - }, - "type": "CoherentXBar", - "frontend_latency": 3, - "slave": { - "peer": [ - "system.system_port", - "system.cpu.l2cache.mem_side" - ], - "role": "SLAVE" - }, - "p_state_clk_gate_min": 1000, - "snoop_filter": { - "name": "snoop_filter", - "system": "system", - "max_capacity": 8388608, - "eventq_index": 0, - "cxx_class": "SnoopFilter", - "path": "system.membus.snoop_filter", - "type": "SnoopFilter", - "lookup_latency": 1 - }, - "power_model": null, - "path": "system.membus", - "snoop_response_latency": 4, - "name": "membus", - "p_state_clk_gate_bins": 20, - "use_default_range": false - }, - "symbolfile": "", - "readfile": "", - "thermal_model": null, - "cxx_class": "System", - "work_begin_cpu_id_exit": -1, - "load_offset": 0, - "work_begin_exit_count": 0, - "p_state_clk_gate_min": 1000, - "memories": [ - "system.physmem" - ], - "work_begin_ckpt_count": 0, - "clk_domain": { - "name": "clk_domain", - "clock": [ - 1000 - ], - "init_perf_level": 0, - "voltage_domain": "system.voltage_domain", - "eventq_index": 0, - "cxx_class": "SrcClockDomain", - "path": "system.clk_domain", - "type": "SrcClockDomain", - "domain_id": -1 - }, - "mem_ranges": [], - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "dvfs_handler": { - "enable": false, - "name": "dvfs_handler", - "sys_clk_domain": "system.clk_domain", - "transition_latency": 100000000, - "eventq_index": 0, - "cxx_class": "DVFSHandler", - "domains": [], - "path": "system.dvfs_handler", - "type": "DVFSHandler" - }, - "work_end_exit_count": 0, - "type": "System", - "voltage_domain": { - "name": "voltage_domain", - "eventq_index": 0, - "voltage": [ - "1.0" - ], - "cxx_class": "VoltageDomain", - "path": "system.voltage_domain", - "type": "VoltageDomain" - }, - "cache_line_size": 64, - "boot_osflags": "a", - "system_port": { - "peer": "system.membus.slave[0]", - "role": "MASTER" - }, - "physmem": { - "static_frontend_latency": 10000, - "tRFC": 260000, - "activation_limit": 4, - "in_addr_map": true, - "IDD3N2": "0.0", - "tWTR": 7500, - "IDD52": "0.0", - "clk_domain": "system.clk_domain", - "channels": 1, - "write_buffer_size": 64, - "device_bus_width": 8, - "VDD": "1.5", - "write_high_thresh_perc": 85, - "cxx_class": "DRAMCtrl", - "bank_groups_per_rank": 0, - "IDD2N2": "0.0", - "port": { - "peer": "system.membus.master[0]", - "role": "SLAVE" - }, - "tCCD_L": 0, - "IDD2N": "0.032", - "p_state_clk_gate_min": 1000, - "null": false, - "IDD2P1": "0.032", - "eventq_index": 0, - "tRRD": 6000, - "tRTW": 2500, - "IDD4R": "0.157", - "burst_length": 8, - "tRTP": 7500, - "IDD4W": "0.125", - "tWR": 15000, - "banks_per_rank": 8, - "devices_per_rank": 8, - "IDD2P02": "0.0", - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "IDD6": "0.02", - "IDD5": "0.235", - "tRCD": 13750, - "type": "DRAMCtrl", - "IDD3P02": "0.0", - "tRRD_L": 0, - "IDD0": "0.055", - "IDD62": "0.0", - "min_writes_per_switch": 16, - "mem_sched_policy": "frfcfs", - "IDD02": "0.0", - "IDD2P0": "0.0", - "ranks_per_channel": 2, - "page_policy": "open_adaptive", - "IDD4W2": "0.0", - "tCS": 2500, - "power_model": null, - "tCL": 13750, - "read_buffer_size": 32, - "conf_table_reported": true, - "tCK": 1250, - "tRAS": 35000, - "tRP": 13750, - "tBURST": 5000, - "path": "system.physmem", - "tXP": 6000, - "tXS": 270000, - "addr_mapping": "RoRaBaCoCh", - "IDD3P0": "0.0", - "IDD3P1": "0.038", - "IDD3N": "0.038", - "name": "physmem", - "tXSDLL": 0, - "device_size": 536870912, - "kvm_map": true, - "dll": true, - "tXAW": 30000, - "write_low_thresh_perc": 50, - "range": "0:134217727:0:0:0:0", - "VDD2": "0.0", - "IDD2P12": "0.0", - "p_state_clk_gate_bins": 20, - "tXPDLL": 0, - "IDD4R2": "0.0", - "device_rowbuffer_size": 1024, - "static_backend_latency": 10000, - "max_accesses_per_row": 16, - "IDD3P12": "0.0", - "tREFI": 7800000 - }, - "power_model": null, - "work_cpus_ckpt_count": 0, - "thermal_components": [], - "path": "system", - "cpu_clk_domain": { - "name": "cpu_clk_domain", - "clock": [ - 500 - ], - "init_perf_level": 0, - "voltage_domain": "system.voltage_domain", - "eventq_index": 0, - "cxx_class": "SrcClockDomain", - "path": "system.cpu_clk_domain", - "type": "SrcClockDomain", - "domain_id": -1 - }, - "work_end_ckpt_count": 0, - "mem_mode": "timing", - "name": "system", - "init_param": 0, - "p_state_clk_gate_bins": 20, - "load_addr_mask": 1099511627775, - "cpu": [ - { - "max_insts_any_thread": 0, - "do_statistics_insts": true, - "numThreads": 1, - "fetch1LineSnapWidth": 0, - "fetch1ToFetch2BackwardDelay": 1, - "fetch1FetchLimit": 1, - "executeIssueLimit": 2, - "system": "system", - "executeLSQMaxStoreBufferStoresPerCycle": 2, - "icache": { - "cpu_side": { - "peer": "system.cpu.icache_port", - "role": "SLAVE" - }, - "clusivity": "mostly_incl", - "prefetcher": null, - "system": "system", - "write_buffers": 8, - "response_latency": 2, - "cxx_class": "Cache", - "size": 131072, - "type": "Cache", - "clk_domain": "system.cpu_clk_domain", - "max_miss_count": 0, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "mem_side": { - "peer": "system.cpu.toL2Bus.slave[0]", - "role": "MASTER" - }, - "mshrs": 4, - "writeback_clean": true, - "p_state_clk_gate_min": 1000, - "tags": { - "size": 131072, - "tag_latency": 2, - "name": "tags", - "p_state_clk_gate_min": 1000, - "eventq_index": 0, - "p_state_clk_gate_bins": 20, - "default_p_state": "UNDEFINED", - "clk_domain": "system.cpu_clk_domain", - "power_model": null, - "sequential_access": false, - "assoc": 2, - "cxx_class": "LRU", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu.icache.tags", - "block_size": 64, - "type": "LRU", - "data_latency": 2 - }, - "tgts_per_mshr": 20, - "demand_mshr_reserve": 1, - "power_model": null, - "addr_ranges": [ - "0:18446744073709551615:0:0:0:0" - ], - "is_read_only": true, - "prefetch_on_access": false, - "path": "system.cpu.icache", - "data_latency": 2, - "tag_latency": 2, - "name": "icache", - "p_state_clk_gate_bins": 20, - "sequential_access": false, - "assoc": 2 - }, - "function_trace": false, - "do_checkpoint_insts": true, - "decodeInputWidth": 2, - "cxx_class": "MinorCPU", - "max_loads_all_threads": 0, - "executeMemoryIssueLimit": 1, - "decodeCycleInput": true, - "max_loads_any_thread": 0, - "executeLSQTransfersQueueSize": 2, - "p_state_clk_gate_max": 1000000000000, - "clk_domain": "system.cpu_clk_domain", - "function_trace_start": 0, - "cpu_id": 0, - "checker": null, - "eventq_index": 0, - "executeMemoryWidth": 0, - "default_p_state": "UNDEFINED", - "executeBranchDelay": 1, - "executeMemoryCommitLimit": 1, - "l2cache": { - "cpu_side": { - "peer": "system.cpu.toL2Bus.master[0]", - "role": "SLAVE" - }, - "clusivity": "mostly_incl", - "prefetcher": null, - "system": "system", - "write_buffers": 8, - "response_latency": 20, - "cxx_class": "Cache", - "size": 2097152, - "type": "Cache", - "clk_domain": "system.cpu_clk_domain", - "max_miss_count": 0, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "mem_side": { - "peer": "system.membus.slave[1]", - "role": "MASTER" - }, - "mshrs": 20, - "writeback_clean": false, - "p_state_clk_gate_min": 1000, - "tags": { - "size": 2097152, - "tag_latency": 20, - "name": "tags", - "p_state_clk_gate_min": 1000, - "eventq_index": 0, - "p_state_clk_gate_bins": 20, - "default_p_state": "UNDEFINED", - "clk_domain": "system.cpu_clk_domain", - "power_model": null, - "sequential_access": false, - "assoc": 8, - "cxx_class": "LRU", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu.l2cache.tags", - "block_size": 64, - "type": "LRU", - "data_latency": 20 - }, - "tgts_per_mshr": 12, - "demand_mshr_reserve": 1, - "power_model": null, - "addr_ranges": [ - "0:18446744073709551615:0:0:0:0" - ], - "is_read_only": false, - "prefetch_on_access": false, - "path": "system.cpu.l2cache", - "data_latency": 20, - "tag_latency": 20, - "name": "l2cache", - "p_state_clk_gate_bins": 20, - "sequential_access": false, - "assoc": 8 - }, - "do_quiesce": true, - "type": "MinorCPU", - "executeCycleInput": true, - "executeAllowEarlyMemoryIssue": true, - "executeInputBufferSize": 7, - "icache_port": { - "peer": "system.cpu.icache.cpu_side", - "role": "MASTER" - }, - "p_state_clk_gate_bins": 20, - "socket_id": 0, - "progress_interval": 0, - "p_state_clk_gate_min": 1000, - "toL2Bus": { - "point_of_coherency": false, - "system": "system", - "response_latency": 1, - "cxx_class": "CoherentXBar", - "forward_latency": 0, - "clk_domain": "system.cpu_clk_domain", - "width": 32, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "master": { - "peer": [ - "system.cpu.l2cache.cpu_side" - ], - "role": "MASTER" - }, - "type": "CoherentXBar", - "frontend_latency": 1, - "slave": { - "peer": [ - "system.cpu.icache.mem_side", - "system.cpu.dcache.mem_side" - ], - "role": "SLAVE" - }, - "p_state_clk_gate_min": 1000, - "snoop_filter": { - "name": "snoop_filter", - "system": "system", - "max_capacity": 8388608, - "eventq_index": 0, - "cxx_class": "SnoopFilter", - "path": "system.cpu.toL2Bus.snoop_filter", - "type": "SnoopFilter", - "lookup_latency": 0 - }, - "power_model": null, - "path": "system.cpu.toL2Bus", - "snoop_response_latency": 1, - "name": "toL2Bus", - "p_state_clk_gate_bins": 20, - "use_default_range": false - }, - "isa": [ - { - "eventq_index": 0, - "path": "system.cpu.isa", - "type": "RiscvISA", - "name": "isa", - "cxx_class": "RiscvISA::ISA" - } - ], - "itb": { - "name": "itb", - "eventq_index": 0, - "cxx_class": "RiscvISA::TLB", - "path": "system.cpu.itb", - "type": "RiscvTLB", - "size": 64 - }, - "interrupts": [ - { - "eventq_index": 0, - "path": "system.cpu.interrupts", - "type": "RiscvInterrupts", - "name": "interrupts", - "cxx_class": "RiscvISA::Interrupts" - } - ], - "dcache_port": { - "peer": "system.cpu.dcache.cpu_side", - "role": "MASTER" - }, - "executeFuncUnits": { - "name": "executeFuncUnits", - "eventq_index": 0, - "cxx_class": "MinorFUPool", - "path": "system.cpu.executeFuncUnits", - "funcUnits": [ - { - "issueLat": 1, - "opLat": 3, - "name": "funcUnits0", - "cantForwardFromFUIndices": [], - "opClasses": { - "name": "opClasses", - "opClasses": [ - { - "opClass": "IntAlu", - "name": "opClasses", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses.opClasses", - "type": "MinorOpClass" - } - ], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu.executeFuncUnits.funcUnits0.opClasses", - "type": "MinorOpClassSet" - }, - "eventq_index": 0, - "timings": [ - { - "extraAssumedLat": 0, - "description": "Int", - "srcRegsRelativeLats": [ - 2 - ], - "suppress": false, - "mask": 0, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu.executeFuncUnits.funcUnits0.timings.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu.executeFuncUnits.funcUnits0.timings", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings" - } - ], - "cxx_class": "MinorFU", - "path": "system.cpu.executeFuncUnits.funcUnits0", - "type": "MinorFU" - }, - { - "issueLat": 1, - "opLat": 3, - "name": "funcUnits1", - "cantForwardFromFUIndices": [], - "opClasses": { - "name": "opClasses", - "opClasses": [ - { - "opClass": "IntAlu", - "name": "opClasses", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses.opClasses", - "type": "MinorOpClass" - } - ], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu.executeFuncUnits.funcUnits1.opClasses", - "type": "MinorOpClassSet" - }, - "eventq_index": 0, - "timings": [ - { - "extraAssumedLat": 0, - "description": "Int", - "srcRegsRelativeLats": [ - 2 - ], - "suppress": false, - "mask": 0, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu.executeFuncUnits.funcUnits1.timings.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu.executeFuncUnits.funcUnits1.timings", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings" - } - ], - "cxx_class": "MinorFU", - "path": "system.cpu.executeFuncUnits.funcUnits1", - "type": "MinorFU" - }, - { - "issueLat": 1, - "opLat": 3, - "name": "funcUnits2", - "cantForwardFromFUIndices": [], - "opClasses": { - "name": "opClasses", - "opClasses": [ - { - "opClass": "IntMult", - "name": "opClasses", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses.opClasses", - "type": "MinorOpClass" - } - ], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu.executeFuncUnits.funcUnits2.opClasses", - "type": "MinorOpClassSet" - }, - "eventq_index": 0, - "timings": [ - { - "extraAssumedLat": 0, - "description": "Mul", - "srcRegsRelativeLats": [ - 0 - ], - "suppress": false, - "mask": 0, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu.executeFuncUnits.funcUnits2.timings.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu.executeFuncUnits.funcUnits2.timings", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings" - } - ], - "cxx_class": "MinorFU", - "path": "system.cpu.executeFuncUnits.funcUnits2", - "type": "MinorFU" - }, - { - "issueLat": 9, - "opLat": 9, - "name": "funcUnits3", - "cantForwardFromFUIndices": [], - "opClasses": { - "name": "opClasses", - "opClasses": [ - { - "opClass": "IntDiv", - "name": "opClasses", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses.opClasses", - "type": "MinorOpClass" - } - ], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu.executeFuncUnits.funcUnits3.opClasses", - "type": "MinorOpClassSet" - }, - "eventq_index": 0, - "timings": [], - "cxx_class": "MinorFU", - "path": "system.cpu.executeFuncUnits.funcUnits3", - "type": "MinorFU" - }, - { - "issueLat": 1, - "opLat": 6, - "name": "funcUnits4", - "cantForwardFromFUIndices": [], - "opClasses": { - "name": "opClasses", - "opClasses": [ - { - "opClass": "FloatAdd", - "name": "opClasses00", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses00", - "type": "MinorOpClass" - }, - { - "opClass": "FloatCmp", - "name": "opClasses01", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses01", - "type": "MinorOpClass" - }, - { - "opClass": "FloatCvt", - "name": "opClasses02", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses02", - "type": "MinorOpClass" - }, - { - "opClass": "FloatMisc", - "name": "opClasses03", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses03", - "type": "MinorOpClass" - }, - { - "opClass": "FloatMult", - "name": "opClasses04", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses04", - "type": "MinorOpClass" - }, - { - "opClass": "FloatMultAcc", - "name": "opClasses05", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses05", - "type": "MinorOpClass" - }, - { - "opClass": "FloatDiv", - "name": "opClasses06", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses06", - "type": "MinorOpClass" - }, - { - "opClass": "FloatSqrt", - "name": "opClasses07", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses07", - "type": "MinorOpClass" - }, - { - "opClass": "SimdAdd", - "name": "opClasses08", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses08", - "type": "MinorOpClass" - }, - { - "opClass": "SimdAddAcc", - "name": "opClasses09", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses09", - "type": "MinorOpClass" - }, - { - "opClass": "SimdAlu", - "name": "opClasses10", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses10", - "type": "MinorOpClass" - }, - { - "opClass": "SimdCmp", - "name": "opClasses11", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses11", - "type": "MinorOpClass" - }, - { - "opClass": "SimdCvt", - "name": "opClasses12", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses12", - "type": "MinorOpClass" - }, - { - "opClass": "SimdMisc", - "name": "opClasses13", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses13", - "type": "MinorOpClass" - }, - { - "opClass": "SimdMult", - "name": "opClasses14", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses14", - "type": "MinorOpClass" - }, - { - "opClass": "SimdMultAcc", - "name": "opClasses15", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses15", - "type": "MinorOpClass" - }, - { - "opClass": "SimdShift", - "name": "opClasses16", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses16", - "type": "MinorOpClass" - }, - { - "opClass": "SimdShiftAcc", - "name": "opClasses17", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses17", - "type": "MinorOpClass" - }, - { - "opClass": "SimdSqrt", - "name": "opClasses18", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses18", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatAdd", - "name": "opClasses19", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses19", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatAlu", - "name": "opClasses20", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses20", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatCmp", - "name": "opClasses21", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses21", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatCvt", - "name": "opClasses22", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses22", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatDiv", - "name": "opClasses23", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses23", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatMisc", - "name": "opClasses24", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses24", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatMult", - "name": "opClasses25", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses25", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatMultAcc", - "name": "opClasses26", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses26", - "type": "MinorOpClass" - }, - { - "opClass": "SimdFloatSqrt", - "name": "opClasses27", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses.opClasses27", - "type": "MinorOpClass" - } - ], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu.executeFuncUnits.funcUnits4.opClasses", - "type": "MinorOpClassSet" - }, - "eventq_index": 0, - "timings": [ - { - "extraAssumedLat": 0, - "description": "FloatSimd", - "srcRegsRelativeLats": [ - 2 - ], - "suppress": false, - "mask": 0, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu.executeFuncUnits.funcUnits4.timings.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu.executeFuncUnits.funcUnits4.timings", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings" - } - ], - "cxx_class": "MinorFU", - "path": "system.cpu.executeFuncUnits.funcUnits4", - "type": "MinorFU" - }, - { - "issueLat": 1, - "opLat": 1, - "name": "funcUnits5", - "cantForwardFromFUIndices": [], - "opClasses": { - "name": "opClasses", - "opClasses": [ - { - "opClass": "MemRead", - "name": "opClasses0", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses0", - "type": "MinorOpClass" - }, - { - "opClass": "MemWrite", - "name": "opClasses1", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses1", - "type": "MinorOpClass" - }, - { - "opClass": "FloatMemRead", - "name": "opClasses2", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses2", - "type": "MinorOpClass" - }, - { - "opClass": "FloatMemWrite", - "name": "opClasses3", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses.opClasses3", - "type": "MinorOpClass" - } - ], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu.executeFuncUnits.funcUnits5.opClasses", - "type": "MinorOpClassSet" - }, - "eventq_index": 0, - "timings": [ - { - "extraAssumedLat": 2, - "description": "Mem", - "srcRegsRelativeLats": [ - 1 - ], - "suppress": false, - "mask": 0, - "extraCommitLat": 0, - "eventq_index": 0, - "opClasses": { - "name": "opClasses", - "opClasses": [], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu.executeFuncUnits.funcUnits5.timings.opClasses", - "type": "MinorOpClassSet" - }, - "cxx_class": "MinorFUTiming", - "path": "system.cpu.executeFuncUnits.funcUnits5.timings", - "extraCommitLatExpr": null, - "type": "MinorFUTiming", - "match": 0, - "name": "timings" - } - ], - "cxx_class": "MinorFU", - "path": "system.cpu.executeFuncUnits.funcUnits5", - "type": "MinorFU" - }, - { - "issueLat": 1, - "opLat": 1, - "name": "funcUnits6", - "cantForwardFromFUIndices": [], - "opClasses": { - "name": "opClasses", - "opClasses": [ - { - "opClass": "IprAccess", - "name": "opClasses0", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses0", - "type": "MinorOpClass" - }, - { - "opClass": "InstPrefetch", - "name": "opClasses1", - "eventq_index": 0, - "cxx_class": "MinorOpClass", - "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses.opClasses1", - "type": "MinorOpClass" - } - ], - "eventq_index": 0, - "cxx_class": "MinorOpClassSet", - "path": "system.cpu.executeFuncUnits.funcUnits6.opClasses", - "type": "MinorOpClassSet" - }, - "eventq_index": 0, - "timings": [], - "cxx_class": "MinorFU", - "path": "system.cpu.executeFuncUnits.funcUnits6", - "type": "MinorFU" - } - ], - "type": "MinorFUPool" - }, - "switched_out": false, - "power_model": null, - "max_insts_all_threads": 0, - "executeSetTraceTimeOnIssue": false, - "fetch2InputBufferSize": 2, - "profile": 0, - "fetch2ToDecodeForwardDelay": 1, - "executeInputWidth": 2, - "decodeToExecuteForwardDelay": 1, - "executeLSQRequestsQueueSize": 1, - "fetch2CycleInput": true, - "executeMaxAccessesInMemory": 2, - "enableIdling": true, - "executeLSQStoreBufferSize": 5, - "workload": [ - { - "uid": 100, - "pid": 100, - "kvmInSE": false, - "cxx_class": "LiveProcess", - "executable": "/z/powerjg/gem5-upstream/tests/test-progs/insttest/bin/riscv/linux-rv64i/insttest", - "drivers": [], - "system": "system", - "gid": 100, - "eventq_index": 0, - "env": [], - "input": "cin", - "ppid": 99, - "type": "LiveProcess", - "cwd": "", - "simpoint": 0, - "euid": 100, - "path": "system.cpu.workload", - "max_stack_size": 67108864, - "name": "workload", - "cmd": [ - "insttest" - ], - "errout": "cerr", - "useArchPT": false, - "egid": 100, - "output": "cout" - } - ], - "name": "cpu", - "dtb": { - "name": "dtb", - "eventq_index": 0, - "cxx_class": "RiscvISA::TLB", - "path": "system.cpu.dtb", - "type": "RiscvTLB", - "size": 64 - }, - "simpoint_start_insts": [], - "executeSetTraceTimeOnCommit": true, - "tracer": { - "eventq_index": 0, - "path": "system.cpu.tracer", - "type": "ExeTracer", - "name": "tracer", - "cxx_class": "Trace::ExeTracer" - }, - "threadPolicy": "RoundRobin", - "executeCommitLimit": 2, - "fetch1LineWidth": 0, - "branchPred": { - "numThreads": 1, - "BTBEntries": 4096, - "cxx_class": "TournamentBP", - "indirectPathLength": 3, - "globalCtrBits": 2, - "choicePredictorSize": 8192, - "indirectHashGHR": true, - "eventq_index": 0, - "localHistoryTableSize": 2048, - "type": "TournamentBP", - "indirectSets": 256, - "indirectWays": 2, - "choiceCtrBits": 2, - "useIndirect": true, - "localCtrBits": 2, - "path": "system.cpu.branchPred", - "localPredictorSize": 2048, - "RASSize": 16, - "globalPredictorSize": 8192, - "name": "branchPred", - "indirectHashTargets": true, - "instShiftAmt": 2, - "indirectTagSize": 16, - "BTBTagSize": 16 - }, - "dcache": { - "cpu_side": { - "peer": "system.cpu.dcache_port", - "role": "SLAVE" - }, - "clusivity": "mostly_incl", - "prefetcher": null, - "system": "system", - "write_buffers": 8, - "response_latency": 2, - "cxx_class": "Cache", - "size": 262144, - "type": "Cache", - "clk_domain": "system.cpu_clk_domain", - "max_miss_count": 0, - "eventq_index": 0, - "default_p_state": "UNDEFINED", - "p_state_clk_gate_max": 1000000000000, - "mem_side": { - "peer": "system.cpu.toL2Bus.slave[1]", - "role": "MASTER" - }, - "mshrs": 4, - "writeback_clean": false, - "p_state_clk_gate_min": 1000, - "tags": { - "size": 262144, - "tag_latency": 2, - "name": "tags", - "p_state_clk_gate_min": 1000, - "eventq_index": 0, - "p_state_clk_gate_bins": 20, - "default_p_state": "UNDEFINED", - "clk_domain": "system.cpu_clk_domain", - "power_model": null, - "sequential_access": false, - "assoc": 2, - "cxx_class": "LRU", - "p_state_clk_gate_max": 1000000000000, - "path": "system.cpu.dcache.tags", - "block_size": 64, - "type": "LRU", - "data_latency": 2 - }, - "tgts_per_mshr": 20, - "demand_mshr_reserve": 1, - "power_model": null, - "addr_ranges": [ - "0:18446744073709551615:0:0:0:0" - ], - "is_read_only": false, - "prefetch_on_access": false, - "path": "system.cpu.dcache", - "data_latency": 2, - "tag_latency": 2, - "name": "dcache", - "p_state_clk_gate_bins": 20, - "sequential_access": false, - "assoc": 2 - }, - "path": "system.cpu", - "fetch1ToFetch2ForwardDelay": 1, - "decodeInputBufferSize": 3 - } - ], - "multi_thread": false, - "exit_on_work_items": false, - "work_item_id": -1, - "num_work_ids": 16 - }, - "time_sync_period": 100000000000, - "eventq_index": 0, - "time_sync_spin_threshold": 100000000, - "cxx_class": "Root", - "path": "root", - "time_sync_enable": false, - "type": "Root", - "full_system": false -}
\ No newline at end of file diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/simerr b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/simerr deleted file mode 100755 index 85a6a33ad..000000000 --- a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/simerr +++ /dev/null @@ -1,4 +0,0 @@ -warn: DRAM device capacity (8192 Mbytes) does not match the address range assigned (128 Mbytes) -warn: Unknown operating system; assuming Linux. -warn: Sockets disabled, not accepting gdb connections -warn: ClockedObject: More than one power state change request encountered within the same simulation tick diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/simout b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/simout deleted file mode 100755 index 5f73fd76b..000000000 --- a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/simout +++ /dev/null @@ -1,121 +0,0 @@ -Redirecting stdout to build/RISCV/tests/opt/quick/se/02.insttest/riscv/linux-rv64i/minor-timing/simout -Redirecting stderr to build/RISCV/tests/opt/quick/se/02.insttest/riscv/linux-rv64i/minor-timing/simerr -gem5 Simulator System. http://gem5.org -gem5 is copyrighted software; use the --copyright option for details. - -gem5 compiled Nov 30 2016 14:33:35 -gem5 started Nov 30 2016 16:18:43 -gem5 executing on zizzer, pid 34087 -command line: /z/powerjg/gem5-upstream/build/RISCV/gem5.opt -d build/RISCV/tests/opt/quick/se/02.insttest/riscv/linux-rv64i/minor-timing -re /z/powerjg/gem5-upstream/tests/testing/../run.py quick/se/02.insttest/riscv/linux-rv64i/minor-timing - -Global frequency set at 1000000000000 ticks per second -info: Entering event queue @ 0. Starting simulation... -info: Increasing stack size by one page. -lui: PASS -lui, negative: PASS -auipc: 0x157E0 -auipc: PASS -jal: PASS -jalr: PASS -beq, equal: PASS -beq, not equal: PASS -bne, equal: PASS -bne, not equal: PASS -blt, less: PASS -blt, equal: PASS -blt, greater: PASS -bge, less: PASS -bge, equal: PASS -bge, greater: PASS -bltu, greater: PASS -bltu, equal: PASS -bltu, less: PASS -bgeu, greater: PASS -bgeu, equal: PASS -bgeu, less: PASS -lb, positive: PASS -lb, negative: PASS -lh, positive: PASS -lh, negative: PASS -lw, positive: PASS -lw, negative: PASS -lbu: PASS -lhu: PASS -sb: PASS -sh: PASS -sw: PASS -addi: PASS -addi, overflow: PASS -slti, true: PASS -slti, false: PASS -sltiu, false: PASS -sltiu, true: PASS -xori (1): PASS -xori (0): PASS -ori (1): PASS -ori (A): PASS -andi (0): PASS -andi (1): PASS -slli, general: PASS -slli, erase: PASS -srli, general: PASS -srli, erase: PASS -srli, negative: PASS -srai, general: PASS -srai, erase: PASS -srai, negative: PASS -add: PASS -add, overflow: PASS -sub: PASS -sub, "overflow": PASS -sll, general: PASS -sll, erase: PASS -slt, true: PASS -slt, false: PASS -sltu, false: PASS -sltu, true: PASS -xor (1): PASS -xor (0): PASS -srl, general: PASS -srl, erase: PASS -srl, negative: PASS -sra, general: PASS -sra, erase: PASS -sra, negative: PASS -or (1): PASS -or (A): PASS -and (0): PASS -and (-1): PASS -Bytes written: 15 -open, write: PASS -access F_OK: PASS -access R_OK: PASS -access W_OK: PASS -access X_OK: PASS -stat: - st_dev = 2054 - st_ino = 55451710 - st_mode = 33188 - st_nlink = 1 - st_uid = 1004 - st_gid = 1007 - st_rdev = 0 - st_size = 0 - st_blksize = 0 - st_blocks = 1480540730 -fstat: - st_dev = 2054 - st_ino = 55451710 - st_mode = 33188 - st_nlink = 1 - st_uid = 1004 - st_gid = 1007 - st_rdev = 0 - st_size = 0 - st_blksize = 0 - st_blocks = 1480540730 -open, stat: PASS -Bytes read: 1 -String read: -open, read, unlink: [1;31mFAIL[0m (expected 1; found 0) -Exiting @ tick 257396500 because target called exit() diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/stats.txt b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/stats.txt deleted file mode 100644 index b9db11c0c..000000000 --- a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/minor-timing/stats.txt +++ /dev/null @@ -1,761 +0,0 @@ - ----------- Begin Simulation Statistics ---------- -sim_seconds 0.000257 # Number of seconds simulated -sim_ticks 257396500 # Number of ticks simulated -final_tick 257396500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) -sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 23064 # Simulator instruction rate (inst/s) -host_op_rate 23064 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 29446323 # Simulator tick rate (ticks/s) -host_mem_usage 244684 # Number of bytes of host memory used -host_seconds 8.74 # Real time elapsed on the host -sim_insts 201609 # Number of instructions simulated -sim_ops 201609 # Number of ops (including micro ops) simulated -system.voltage_domain.voltage 1 # Voltage in Volts -system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.pwrStateResidencyTicks::UNDEFINED 257396500 # Cumulative time (in ticks) in various power states -system.physmem.bytes_read::cpu.inst 70720 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 18880 # Number of bytes read from this memory -system.physmem.bytes_read::total 89600 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 70720 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 70720 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 1105 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 295 # Number of read requests responded to by this memory -system.physmem.num_reads::total 1400 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 274751211 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 73349871 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 348101081 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 274751211 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 274751211 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 274751211 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 73349871 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 348101081 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 1400 # Number of read requests accepted -system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 1400 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 89600 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue -system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 89600 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 195 # Per bank write bursts -system.physmem.perBankRdBursts::1 221 # Per bank write bursts -system.physmem.perBankRdBursts::2 35 # Per bank write bursts -system.physmem.perBankRdBursts::3 87 # Per bank write bursts -system.physmem.perBankRdBursts::4 141 # Per bank write bursts -system.physmem.perBankRdBursts::5 86 # Per bank write bursts -system.physmem.perBankRdBursts::6 5 # Per bank write bursts -system.physmem.perBankRdBursts::7 106 # Per bank write bursts -system.physmem.perBankRdBursts::8 78 # Per bank write bursts -system.physmem.perBankRdBursts::9 96 # Per bank write bursts -system.physmem.perBankRdBursts::10 80 # Per bank write bursts -system.physmem.perBankRdBursts::11 128 # Per bank write bursts -system.physmem.perBankRdBursts::12 40 # Per bank write bursts -system.physmem.perBankRdBursts::13 27 # Per bank write bursts -system.physmem.perBankRdBursts::14 51 # Per bank write bursts -system.physmem.perBankRdBursts::15 24 # Per bank write bursts -system.physmem.perBankWrBursts::0 0 # Per bank write bursts -system.physmem.perBankWrBursts::1 0 # Per bank write bursts -system.physmem.perBankWrBursts::2 0 # Per bank write bursts -system.physmem.perBankWrBursts::3 0 # Per bank write bursts -system.physmem.perBankWrBursts::4 0 # Per bank write bursts -system.physmem.perBankWrBursts::5 0 # Per bank write bursts -system.physmem.perBankWrBursts::6 0 # Per bank write bursts -system.physmem.perBankWrBursts::7 0 # Per bank write bursts -system.physmem.perBankWrBursts::8 0 # Per bank write bursts -system.physmem.perBankWrBursts::9 0 # Per bank write bursts -system.physmem.perBankWrBursts::10 0 # Per bank write bursts -system.physmem.perBankWrBursts::11 0 # Per bank write bursts -system.physmem.perBankWrBursts::12 0 # Per bank write bursts -system.physmem.perBankWrBursts::13 0 # Per bank write bursts -system.physmem.perBankWrBursts::14 0 # Per bank write bursts -system.physmem.perBankWrBursts::15 0 # Per bank write bursts -system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 257156500 # Total gap between requests -system.physmem.readPktSize::0 0 # Read request sizes (log2) -system.physmem.readPktSize::1 0 # Read request sizes (log2) -system.physmem.readPktSize::2 0 # Read request sizes (log2) -system.physmem.readPktSize::3 0 # Read request sizes (log2) -system.physmem.readPktSize::4 0 # Read request sizes (log2) -system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 1400 # Read request sizes (log2) -system.physmem.writePktSize::0 0 # Write request sizes (log2) -system.physmem.writePktSize::1 0 # Write request sizes (log2) -system.physmem.writePktSize::2 0 # Write request sizes (log2) -system.physmem.writePktSize::3 0 # Write request sizes (log2) -system.physmem.writePktSize::4 0 # Write request sizes (log2) -system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 1337 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 60 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 3 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 274 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 323.270073 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 216.910663 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 283.246990 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 71 25.91% 25.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 59 21.53% 47.45% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 52 18.98% 66.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 26 9.49% 75.91% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 14 5.11% 81.02% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 23 8.39% 89.42% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 8 2.92% 92.34% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 3 1.09% 93.43% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 18 6.57% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 274 # Bytes accessed per row activation -system.physmem.totQLat 19864500 # Total ticks spent queuing -system.physmem.totMemAccLat 46114500 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 7000000 # Total ticks spent in databus transfers -system.physmem.avgQLat 14188.93 # Average queueing delay per DRAM burst -system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 32938.93 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 348.10 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 348.10 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s -system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 2.72 # Data bus utilization in percentage -system.physmem.busUtilRead 2.72 # Data bus utilization in percentage for reads -system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing -system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 1124 # Number of row buffer hits during reads -system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 80.29 # Row buffer hit rate for reads -system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 183683.21 # Average gap between requests -system.physmem.pageHitRate 80.29 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 1299480 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 690690 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 6254640 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 20283120.000000 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 14953950 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 477120 # Energy for precharge background per rank (pJ) -system.physmem_0.actPowerDownEnergy 94483770 # Energy for active power-down per rank (pJ) -system.physmem_0.prePowerDownEnergy 6205440 # Energy for precharge power-down per rank (pJ) -system.physmem_0.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) -system.physmem_0.totalEnergy 144648210 # Total energy per rank (pJ) -system.physmem_0.averagePower 561.964316 # Core power per rank (mW) -system.physmem_0.totalIdleTime 223185500 # Total Idle time Per DRAM Rank -system.physmem_0.memoryStateTime::IDLE 210000 # Time in different power states -system.physmem_0.memoryStateTime::REF 8580000 # Time in different power states -system.physmem_0.memoryStateTime::SREF 0 # Time in different power states -system.physmem_0.memoryStateTime::PRE_PDN 16154500 # Time in different power states -system.physmem_0.memoryStateTime::ACT 25250500 # Time in different power states -system.physmem_0.memoryStateTime::ACT_PDN 207201500 # Time in different power states -system.physmem_1.actEnergy 671160 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 349140 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 3741360 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 14751360.000000 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 9433500 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 3408960 # Energy for precharge background per rank (pJ) -system.physmem_1.actPowerDownEnergy 53834790 # Energy for active power-down per rank (pJ) -system.physmem_1.prePowerDownEnergy 13144800 # Energy for precharge power-down per rank (pJ) -system.physmem_1.selfRefreshEnergy 18682440 # Energy for self refresh per rank (pJ) -system.physmem_1.totalEnergy 118017510 # Total energy per rank (pJ) -system.physmem_1.averagePower 458.502938 # Core power per rank (mW) -system.physmem_1.totalIdleTime 227632750 # Total Idle time Per DRAM Rank -system.physmem_1.memoryStateTime::IDLE 8194250 # Time in different power states -system.physmem_1.memoryStateTime::REF 6246000 # Time in different power states -system.physmem_1.memoryStateTime::SREF 75541750 # Time in different power states -system.physmem_1.memoryStateTime::PRE_PDN 34227000 # Time in different power states -system.physmem_1.memoryStateTime::ACT 15120250 # Time in different power states -system.physmem_1.memoryStateTime::ACT_PDN 118067250 # Time in different power states -system.pwrStateResidencyTicks::UNDEFINED 257396500 # Cumulative time (in ticks) in various power states -system.cpu.branchPred.lookups 58095 # Number of BP lookups -system.cpu.branchPred.condPredicted 37339 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 4808 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 47628 # Number of BTB lookups -system.cpu.branchPred.BTBHits 25748 # Number of BTB hits -system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 54.060637 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 0 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 0 # Number of incorrect RAS predictions. -system.cpu.branchPred.indirectLookups 9498 # Number of indirect predictor lookups. -system.cpu.branchPred.indirectHits 5462 # Number of indirect target hits. -system.cpu.branchPred.indirectMisses 4036 # Number of indirect misses. -system.cpu.branchPredindirectMispredicted 2282 # Number of mispredicted indirect branches. -system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.dtb.read_hits 0 # DTB read hits -system.cpu.dtb.read_misses 0 # DTB read misses -system.cpu.dtb.read_accesses 0 # DTB read accesses -system.cpu.dtb.write_hits 0 # DTB write hits -system.cpu.dtb.write_misses 0 # DTB write misses -system.cpu.dtb.write_accesses 0 # DTB write accesses -system.cpu.dtb.hits 0 # DTB hits -system.cpu.dtb.misses 0 # DTB misses -system.cpu.dtb.accesses 0 # DTB accesses -system.cpu.itb.read_hits 0 # DTB read hits -system.cpu.itb.read_misses 0 # DTB read misses -system.cpu.itb.read_accesses 0 # DTB read accesses -system.cpu.itb.write_hits 0 # DTB write hits -system.cpu.itb.write_misses 0 # DTB write misses -system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.hits 0 # DTB hits -system.cpu.itb.misses 0 # DTB misses -system.cpu.itb.accesses 0 # DTB accesses -system.cpu.workload.num_syscalls 130 # Number of system calls -system.cpu.pwrStateResidencyTicks::ON 257396500 # Cumulative time (in ticks) in various power states -system.cpu.numCycles 514793 # number of cpu cycles simulated -system.cpu.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.committedInsts 201609 # Number of instructions committed -system.cpu.committedOps 201609 # Number of ops (including micro ops) committed -system.cpu.discardedOps 12686 # Number of ops (including micro ops) which were discarded before commit -system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching -system.cpu.cpi 2.553423 # CPI: cycles per instruction -system.cpu.ipc 0.391631 # IPC: instructions per cycle -system.cpu.op_class_0::No_OpClass 132 0.07% 0.07% # Class of committed instruction -system.cpu.op_class_0::IntAlu 120936 59.99% 60.05% # Class of committed instruction -system.cpu.op_class_0::IntMult 297 0.15% 60.20% # Class of committed instruction -system.cpu.op_class_0::IntDiv 166 0.08% 60.28% # Class of committed instruction -system.cpu.op_class_0::FloatAdd 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::FloatCmp 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::FloatCvt 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::FloatMult 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::FloatMultAcc 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::FloatDiv 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::FloatMisc 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::FloatSqrt 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdAdd 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdAddAcc 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdAlu 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdCmp 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdCvt 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdMisc 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdMult 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdMultAcc 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdShift 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdShiftAcc 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdSqrt 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdFloatAdd 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdFloatAlu 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdFloatCmp 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdFloatCvt 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdFloatDiv 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdFloatMisc 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdFloatMult 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdFloatMultAcc 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::SimdFloatSqrt 0 0.00% 60.28% # Class of committed instruction -system.cpu.op_class_0::MemRead 46389 23.01% 83.29% # Class of committed instruction -system.cpu.op_class_0::MemWrite 33689 16.71% 100.00% # Class of committed instruction -system.cpu.op_class_0::FloatMemRead 0 0.00% 100.00% # Class of committed instruction -system.cpu.op_class_0::FloatMemWrite 0 0.00% 100.00% # Class of committed instruction -system.cpu.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction -system.cpu.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu.op_class_0::total 201609 # Class of committed instruction -system.cpu.tickCycles 299839 # Number of cycles that the object actually ticked -system.cpu.idleCycles 214954 # Total number of cycles that the object has spent stopped -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 257396500 # Cumulative time (in ticks) in various power states -system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 237.251323 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 81600 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 296 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 275.675676 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 237.251323 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.057923 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.057923 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 296 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 7 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 25 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::2 264 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 0.072266 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 164496 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 164496 # Number of data accesses -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 257396500 # Cumulative time (in ticks) in various power states -system.cpu.dcache.ReadReq_hits::cpu.data 48321 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 48321 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 33279 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 33279 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 81600 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 81600 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 81600 # number of overall hits -system.cpu.dcache.overall_hits::total 81600 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 91 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 91 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 409 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 409 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 500 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 500 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 500 # number of overall misses -system.cpu.dcache.overall_misses::total 500 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 8843000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 8843000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 32769500 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 32769500 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 41612500 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 41612500 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 41612500 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 41612500 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 48412 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 48412 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 33688 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 33688 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 82100 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 82100 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 82100 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 82100 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.001880 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.001880 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.012141 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.012141 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.006090 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.006090 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.006090 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.006090 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 97175.824176 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 97175.824176 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80121.026895 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 80121.026895 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 83225 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 83225 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 83225 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 83225 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 6 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 6 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 198 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 198 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 204 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 204 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 204 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 204 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 85 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 85 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 211 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 211 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 296 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 296 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 296 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 296 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 8161000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 8161000 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 16932000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 16932000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 25093000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 25093000 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 25093000 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 25093000 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001756 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001756 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006263 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006263 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003605 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.003605 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.003605 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.003605 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 96011.764706 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 96011.764706 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80246.445498 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80246.445498 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84773.648649 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 84773.648649 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84773.648649 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 84773.648649 # average overall mshr miss latency -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 257396500 # Cumulative time (in ticks) in various power states -system.cpu.icache.tags.replacements 44 # number of replacements -system.cpu.icache.tags.tagsinuse 581.971054 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 86953 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 1105 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 78.690498 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 581.971054 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.284166 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.284166 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 1061 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 58 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 257 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::2 746 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.518066 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 177221 # Number of tag accesses -system.cpu.icache.tags.data_accesses 177221 # Number of data accesses -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 257396500 # Cumulative time (in ticks) in various power states -system.cpu.icache.ReadReq_hits::cpu.inst 86953 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 86953 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 86953 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 86953 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 86953 # number of overall hits -system.cpu.icache.overall_hits::total 86953 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1105 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1105 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1105 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1105 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1105 # number of overall misses -system.cpu.icache.overall_misses::total 1105 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 95598500 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 95598500 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 95598500 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 95598500 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 95598500 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 95598500 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 88058 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 88058 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 88058 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 88058 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 88058 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 88058 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.012549 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.012549 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.012549 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.012549 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.012549 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.012549 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 86514.479638 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 86514.479638 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 86514.479638 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 86514.479638 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 86514.479638 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 86514.479638 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.icache.writebacks::writebacks 44 # number of writebacks -system.cpu.icache.writebacks::total 44 # number of writebacks -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1105 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 1105 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 1105 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 1105 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 1105 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 1105 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 94493500 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 94493500 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 94493500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 94493500 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 94493500 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 94493500 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.012549 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.012549 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.012549 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.012549 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.012549 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.012549 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 85514.479638 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85514.479638 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 85514.479638 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 85514.479638 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 85514.479638 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 85514.479638 # average overall mshr miss latency -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 257396500 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 828.582477 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 45 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 1400 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.032143 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 591.965303 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 236.617175 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.018065 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.007221 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.025286 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 1400 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 65 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 282 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1053 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.042725 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 12960 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 12960 # Number of data accesses -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 257396500 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.WritebackClean_hits::writebacks 44 # number of WritebackClean hits -system.cpu.l2cache.WritebackClean_hits::total 44 # number of WritebackClean hits -system.cpu.l2cache.ReadSharedReq_hits::cpu.data 1 # number of ReadSharedReq hits -system.cpu.l2cache.ReadSharedReq_hits::total 1 # number of ReadSharedReq hits -system.cpu.l2cache.demand_hits::cpu.data 1 # number of demand (read+write) hits -system.cpu.l2cache.demand_hits::total 1 # number of demand (read+write) hits -system.cpu.l2cache.overall_hits::cpu.data 1 # number of overall hits -system.cpu.l2cache.overall_hits::total 1 # number of overall hits -system.cpu.l2cache.ReadExReq_misses::cpu.data 211 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 211 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 1105 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 1105 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 84 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 84 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 1105 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 295 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 1400 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 1105 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 295 # number of overall misses -system.cpu.l2cache.overall_misses::total 1400 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 16615500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 16615500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 92835500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 92835500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 8021000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 8021000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 92835500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 24636500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 117472000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 92835500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 24636500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 117472000 # number of overall miss cycles -system.cpu.l2cache.WritebackClean_accesses::writebacks 44 # number of WritebackClean accesses(hits+misses) -system.cpu.l2cache.WritebackClean_accesses::total 44 # number of WritebackClean accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 211 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 211 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 1105 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 1105 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 85 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 85 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 1105 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 296 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1401 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 1105 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 296 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1401 # number of overall (read+write) accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 1 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 1 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.988235 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.988235 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 0.996622 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 0.999286 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 0.996622 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 0.999286 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78746.445498 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78746.445498 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 84014.027149 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 84014.027149 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 95488.095238 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 95488.095238 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 84014.027149 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 83513.559322 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 83908.571429 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 84014.027149 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 83513.559322 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 83908.571429 # average overall miss latency -system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 211 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 211 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 1105 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 1105 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 84 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 84 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 1105 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 295 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 1400 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 1105 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 295 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 1400 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 14505500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 14505500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 81785500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 81785500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 7181000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 7181000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 81785500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 21686500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 103472000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 81785500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 21686500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 103472000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 1 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.988235 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.988235 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.996622 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 0.999286 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.996622 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 0.999286 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68746.445498 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68746.445498 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74014.027149 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 74014.027149 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 85488.095238 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 85488.095238 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 74014.027149 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 73513.559322 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 73908.571429 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 74014.027149 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 73513.559322 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 73908.571429 # average overall mshr miss latency -system.cpu.toL2Bus.snoop_filter.tot_requests 1445 # Total number of requests made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_requests 45 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 257396500 # Cumulative time (in ticks) in various power states -system.cpu.toL2Bus.trans_dist::ReadResp 1190 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WritebackClean 44 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 211 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 211 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 1105 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 85 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2254 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 592 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 2846 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 73536 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 18944 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 92480 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 0 # Total snoops (count) -system.cpu.toL2Bus.snoopTraffic 0 # Total snoop traffic (bytes) -system.cpu.toL2Bus.snoop_fanout::samples 1401 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.000714 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.026717 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 1400 99.93% 99.93% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 1 0.07% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 1401 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 766500 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 0.3 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1657500 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer0.utilization 0.6 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 444000 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer1.utilization 0.2 # Layer utilization (%) -system.membus.snoop_filter.tot_requests 1400 # Total number of requests made to the snoop filter. -system.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. -system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.pwrStateResidencyTicks::UNDEFINED 257396500 # Cumulative time (in ticks) in various power states -system.membus.trans_dist::ReadResp 1189 # Transaction distribution -system.membus.trans_dist::ReadExReq 211 # Transaction distribution -system.membus.trans_dist::ReadExResp 211 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 1189 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 2800 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 2800 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 89600 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 89600 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 0 # Total snoops (count) -system.membus.snoopTraffic 0 # Total snoop traffic (bytes) -system.membus.snoop_fanout::samples 1400 # Request fanout histogram -system.membus.snoop_fanout::mean 0 # Request fanout histogram -system.membus.snoop_fanout::stdev 0 # Request fanout histogram -system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 1400 100.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::min_value 0 # Request fanout histogram -system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 1400 # Request fanout histogram -system.membus.reqLayer0.occupancy 1611500 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 0.6 # Layer utilization (%) -system.membus.respLayer1.occupancy 7433000 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 2.9 # Layer utilization (%) - ----------- End Simulation Statistics ---------- |