diff options
Diffstat (limited to 'tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing')
6 files changed, 1617 insertions, 0 deletions
diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/EMPTY b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/EMPTY deleted file mode 100644 index e69de29bb..000000000 --- a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/EMPTY +++ /dev/null diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/config.ini b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/config.ini new file mode 100644 index 000000000..d2aa74dbf --- /dev/null +++ b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/config.ini @@ -0,0 +1,383 @@ +[root] +type=Root +children=system +eventq_index=0 +full_system=false +sim_quantum=0 +time_sync_enable=false +time_sync_period=100000000000 +time_sync_spin_threshold=100000000 + +[system] +type=System +children=clk_domain cpu cpu_clk_domain dvfs_handler membus physmem voltage_domain +boot_osflags=a +cache_line_size=64 +clk_domain=system.clk_domain +default_p_state=UNDEFINED +eventq_index=0 +exit_on_work_items=false +init_param=0 +kernel= +kernel_addr_check=true +load_addr_mask=1099511627775 +load_offset=0 +mem_mode=timing +mem_ranges= +memories=system.physmem +mmap_using_noreserve=false +multi_thread=false +num_work_ids=16 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +readfile= +symbolfile= +thermal_components= +thermal_model=Null +work_begin_ckpt_count=0 +work_begin_cpu_id_exit=-1 +work_begin_exit_count=0 +work_cpus_ckpt_count=0 +work_end_ckpt_count=0 +work_end_exit_count=0 +work_item_id=-1 +system_port=system.membus.slave[0] + +[system.clk_domain] +type=SrcClockDomain +clock=1000 +domain_id=-1 +eventq_index=0 +init_perf_level=0 +voltage_domain=system.voltage_domain + +[system.cpu] +type=TimingSimpleCPU +children=dcache dtb icache interrupts isa itb l2cache toL2Bus tracer workload +branchPred=Null +checker=Null +clk_domain=system.cpu_clk_domain +cpu_id=0 +default_p_state=UNDEFINED +do_checkpoint_insts=true +do_quiesce=true +do_statistics_insts=true +dtb=system.cpu.dtb +eventq_index=0 +function_trace=false +function_trace_start=0 +interrupts=system.cpu.interrupts +isa=system.cpu.isa +itb=system.cpu.itb +max_insts_all_threads=0 +max_insts_any_thread=0 +max_loads_all_threads=0 +max_loads_any_thread=0 +numThreads=1 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +profile=0 +progress_interval=0 +simpoint_start_insts= +socket_id=0 +switched_out=false +syscallRetryLatency=10000 +system=system +tracer=system.cpu.tracer +wait_for_remote_gdb=false +workload=system.cpu.workload +dcache_port=system.cpu.dcache.cpu_side +icache_port=system.cpu.icache.cpu_side + +[system.cpu.dcache] +type=Cache +children=tags +addr_ranges=0:18446744073709551615:0:0:0:0 +assoc=2 +clk_domain=system.cpu_clk_domain +clusivity=mostly_incl +data_latency=2 +default_p_state=UNDEFINED +demand_mshr_reserve=1 +eventq_index=0 +is_read_only=false +max_miss_count=0 +mshrs=4 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +prefetch_on_access=false +prefetcher=Null +response_latency=2 +sequential_access=false +size=262144 +system=system +tag_latency=2 +tags=system.cpu.dcache.tags +tgts_per_mshr=20 +write_buffers=8 +writeback_clean=false +cpu_side=system.cpu.dcache_port +mem_side=system.cpu.toL2Bus.slave[1] + +[system.cpu.dcache.tags] +type=LRU +assoc=2 +block_size=64 +clk_domain=system.cpu_clk_domain +data_latency=2 +default_p_state=UNDEFINED +eventq_index=0 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +sequential_access=false +size=262144 +tag_latency=2 + +[system.cpu.dtb] +type=RiscvTLB +eventq_index=0 +size=64 + +[system.cpu.icache] +type=Cache +children=tags +addr_ranges=0:18446744073709551615:0:0:0:0 +assoc=2 +clk_domain=system.cpu_clk_domain +clusivity=mostly_incl +data_latency=2 +default_p_state=UNDEFINED +demand_mshr_reserve=1 +eventq_index=0 +is_read_only=true +max_miss_count=0 +mshrs=4 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +prefetch_on_access=false +prefetcher=Null +response_latency=2 +sequential_access=false +size=131072 +system=system +tag_latency=2 +tags=system.cpu.icache.tags +tgts_per_mshr=20 +write_buffers=8 +writeback_clean=true +cpu_side=system.cpu.icache_port +mem_side=system.cpu.toL2Bus.slave[0] + +[system.cpu.icache.tags] +type=LRU +assoc=2 +block_size=64 +clk_domain=system.cpu_clk_domain +data_latency=2 +default_p_state=UNDEFINED +eventq_index=0 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +sequential_access=false +size=131072 +tag_latency=2 + +[system.cpu.interrupts] +type=RiscvInterrupts +eventq_index=0 + +[system.cpu.isa] +type=RiscvISA +eventq_index=0 + +[system.cpu.itb] +type=RiscvTLB +eventq_index=0 +size=64 + +[system.cpu.l2cache] +type=Cache +children=tags +addr_ranges=0:18446744073709551615:0:0:0:0 +assoc=8 +clk_domain=system.cpu_clk_domain +clusivity=mostly_incl +data_latency=20 +default_p_state=UNDEFINED +demand_mshr_reserve=1 +eventq_index=0 +is_read_only=false +max_miss_count=0 +mshrs=20 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +prefetch_on_access=false +prefetcher=Null +response_latency=20 +sequential_access=false +size=2097152 +system=system +tag_latency=20 +tags=system.cpu.l2cache.tags +tgts_per_mshr=12 +write_buffers=8 +writeback_clean=false +cpu_side=system.cpu.toL2Bus.master[0] +mem_side=system.membus.slave[1] + +[system.cpu.l2cache.tags] +type=LRU +assoc=8 +block_size=64 +clk_domain=system.cpu_clk_domain +data_latency=20 +default_p_state=UNDEFINED +eventq_index=0 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +sequential_access=false +size=2097152 +tag_latency=20 + +[system.cpu.toL2Bus] +type=CoherentXBar +children=snoop_filter +clk_domain=system.cpu_clk_domain +default_p_state=UNDEFINED +eventq_index=0 +forward_latency=0 +frontend_latency=1 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +point_of_coherency=false +power_model=Null +response_latency=1 +snoop_filter=system.cpu.toL2Bus.snoop_filter +snoop_response_latency=1 +system=system +use_default_range=false +width=32 +master=system.cpu.l2cache.cpu_side +slave=system.cpu.icache.mem_side system.cpu.dcache.mem_side + +[system.cpu.toL2Bus.snoop_filter] +type=SnoopFilter +eventq_index=0 +lookup_latency=0 +max_capacity=8388608 +system=system + +[system.cpu.tracer] +type=ExeTracer +eventq_index=0 + +[system.cpu.workload] +type=Process +cmd=insttest +cwd= +drivers= +egid=100 +env= +errout=cerr +euid=100 +eventq_index=0 +executable=/home/ar4jc/gem5/tests/testing/../test-progs/insttest/bin/riscv/linux-rv64i/insttest +gid=100 +input=cin +kvmInSE=false +maxStackSize=67108864 +output=cout +pgid=100 +pid=100 +ppid=0 +simpoint=0 +system=system +uid=100 +useArchPT=false + +[system.cpu_clk_domain] +type=SrcClockDomain +clock=500 +domain_id=-1 +eventq_index=0 +init_perf_level=0 +voltage_domain=system.voltage_domain + +[system.dvfs_handler] +type=DVFSHandler +domains= +enable=false +eventq_index=0 +sys_clk_domain=system.clk_domain +transition_latency=100000000 + +[system.membus] +type=CoherentXBar +children=snoop_filter +clk_domain=system.clk_domain +default_p_state=UNDEFINED +eventq_index=0 +forward_latency=4 +frontend_latency=3 +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +point_of_coherency=true +power_model=Null +response_latency=2 +snoop_filter=system.membus.snoop_filter +snoop_response_latency=4 +system=system +use_default_range=false +width=16 +master=system.physmem.port +slave=system.system_port system.cpu.l2cache.mem_side + +[system.membus.snoop_filter] +type=SnoopFilter +eventq_index=0 +lookup_latency=1 +max_capacity=8388608 +system=system + +[system.physmem] +type=SimpleMemory +bandwidth=73.000000 +clk_domain=system.clk_domain +conf_table_reported=true +default_p_state=UNDEFINED +eventq_index=0 +in_addr_map=true +kvm_map=true +latency=30000 +latency_var=0 +null=false +p_state_clk_gate_bins=20 +p_state_clk_gate_max=1000000000000 +p_state_clk_gate_min=1000 +power_model=Null +range=0:134217727:0:0:0:0 +port=system.membus.master[0] + +[system.voltage_domain] +type=VoltageDomain +eventq_index=0 +voltage=1.000000 + diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/config.json b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/config.json new file mode 100644 index 000000000..922fe480c --- /dev/null +++ b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/config.json @@ -0,0 +1,511 @@ +{ + "name": null, + "sim_quantum": 0, + "system": { + "kernel": "", + "mmap_using_noreserve": false, + "kernel_addr_check": true, + "membus": { + "point_of_coherency": true, + "system": "system", + "response_latency": 2, + "cxx_class": "CoherentXBar", + "forward_latency": 4, + "clk_domain": "system.clk_domain", + "width": 16, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "master": { + "peer": [ + "system.physmem.port" + ], + "role": "MASTER" + }, + "type": "CoherentXBar", + "frontend_latency": 3, + "slave": { + "peer": [ + "system.system_port", + "system.cpu.l2cache.mem_side" + ], + "role": "SLAVE" + }, + "p_state_clk_gate_min": 1000, + "snoop_filter": { + "name": "snoop_filter", + "system": "system", + "max_capacity": 8388608, + "eventq_index": 0, + "cxx_class": "SnoopFilter", + "path": "system.membus.snoop_filter", + "type": "SnoopFilter", + "lookup_latency": 1 + }, + "power_model": null, + "path": "system.membus", + "snoop_response_latency": 4, + "name": "membus", + "p_state_clk_gate_bins": 20, + "use_default_range": false + }, + "symbolfile": "", + "readfile": "", + "thermal_model": null, + "cxx_class": "System", + "work_begin_cpu_id_exit": -1, + "load_offset": 0, + "work_begin_exit_count": 0, + "p_state_clk_gate_min": 1000, + "memories": [ + "system.physmem" + ], + "work_begin_ckpt_count": 0, + "clk_domain": { + "name": "clk_domain", + "clock": [ + 1000 + ], + "init_perf_level": 0, + "voltage_domain": "system.voltage_domain", + "eventq_index": 0, + "cxx_class": "SrcClockDomain", + "path": "system.clk_domain", + "type": "SrcClockDomain", + "domain_id": -1 + }, + "mem_ranges": [], + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "dvfs_handler": { + "enable": false, + "name": "dvfs_handler", + "sys_clk_domain": "system.clk_domain", + "transition_latency": 100000000, + "eventq_index": 0, + "cxx_class": "DVFSHandler", + "domains": [], + "path": "system.dvfs_handler", + "type": "DVFSHandler" + }, + "work_end_exit_count": 0, + "type": "System", + "voltage_domain": { + "name": "voltage_domain", + "eventq_index": 0, + "voltage": [ + "1.0" + ], + "cxx_class": "VoltageDomain", + "path": "system.voltage_domain", + "type": "VoltageDomain" + }, + "cache_line_size": 64, + "boot_osflags": "a", + "system_port": { + "peer": "system.membus.slave[0]", + "role": "MASTER" + }, + "physmem": { + "range": "0:134217727:0:0:0:0", + "latency": 30000, + "name": "physmem", + "p_state_clk_gate_min": 1000, + "eventq_index": 0, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", + "kvm_map": true, + "clk_domain": "system.clk_domain", + "power_model": null, + "latency_var": 0, + "bandwidth": "73.000000", + "conf_table_reported": true, + "cxx_class": "SimpleMemory", + "p_state_clk_gate_max": 1000000000000, + "path": "system.physmem", + "null": false, + "type": "SimpleMemory", + "port": { + "peer": "system.membus.master[0]", + "role": "SLAVE" + }, + "in_addr_map": true + }, + "power_model": null, + "work_cpus_ckpt_count": 0, + "thermal_components": [], + "path": "system", + "cpu_clk_domain": { + "name": "cpu_clk_domain", + "clock": [ + 500 + ], + "init_perf_level": 0, + "voltage_domain": "system.voltage_domain", + "eventq_index": 0, + "cxx_class": "SrcClockDomain", + "path": "system.cpu_clk_domain", + "type": "SrcClockDomain", + "domain_id": -1 + }, + "work_end_ckpt_count": 0, + "mem_mode": "timing", + "name": "system", + "init_param": 0, + "p_state_clk_gate_bins": 20, + "load_addr_mask": 1099511627775, + "cpu": [ + { + "do_statistics_insts": true, + "numThreads": 1, + "itb": { + "name": "itb", + "eventq_index": 0, + "cxx_class": "RiscvISA::TLB", + "path": "system.cpu.itb", + "type": "RiscvTLB", + "size": 64 + }, + "system": "system", + "icache": { + "cpu_side": { + "peer": "system.cpu.icache_port", + "role": "SLAVE" + }, + "clusivity": "mostly_incl", + "prefetcher": null, + "system": "system", + "write_buffers": 8, + "response_latency": 2, + "cxx_class": "Cache", + "size": 131072, + "type": "Cache", + "clk_domain": "system.cpu_clk_domain", + "max_miss_count": 0, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "mem_side": { + "peer": "system.cpu.toL2Bus.slave[0]", + "role": "MASTER" + }, + "mshrs": 4, + "writeback_clean": true, + "p_state_clk_gate_min": 1000, + "tags": { + "size": 131072, + "tag_latency": 2, + "name": "tags", + "p_state_clk_gate_min": 1000, + "eventq_index": 0, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", + "clk_domain": "system.cpu_clk_domain", + "power_model": null, + "sequential_access": false, + "assoc": 2, + "cxx_class": "LRU", + "p_state_clk_gate_max": 1000000000000, + "path": "system.cpu.icache.tags", + "block_size": 64, + "type": "LRU", + "data_latency": 2 + }, + "tgts_per_mshr": 20, + "demand_mshr_reserve": 1, + "power_model": null, + "addr_ranges": [ + "0:18446744073709551615:0:0:0:0" + ], + "is_read_only": true, + "prefetch_on_access": false, + "path": "system.cpu.icache", + "data_latency": 2, + "tag_latency": 2, + "name": "icache", + "p_state_clk_gate_bins": 20, + "sequential_access": false, + "assoc": 2 + }, + "function_trace": false, + "do_checkpoint_insts": true, + "cxx_class": "TimingSimpleCPU", + "max_loads_all_threads": 0, + "clk_domain": "system.cpu_clk_domain", + "function_trace_start": 0, + "cpu_id": 0, + "checker": null, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "toL2Bus": { + "point_of_coherency": false, + "system": "system", + "response_latency": 1, + "cxx_class": "CoherentXBar", + "forward_latency": 0, + "clk_domain": "system.cpu_clk_domain", + "width": 32, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "master": { + "peer": [ + "system.cpu.l2cache.cpu_side" + ], + "role": "MASTER" + }, + "type": "CoherentXBar", + "frontend_latency": 1, + "slave": { + "peer": [ + "system.cpu.icache.mem_side", + "system.cpu.dcache.mem_side" + ], + "role": "SLAVE" + }, + "p_state_clk_gate_min": 1000, + "snoop_filter": { + "name": "snoop_filter", + "system": "system", + "max_capacity": 8388608, + "eventq_index": 0, + "cxx_class": "SnoopFilter", + "path": "system.cpu.toL2Bus.snoop_filter", + "type": "SnoopFilter", + "lookup_latency": 0 + }, + "power_model": null, + "path": "system.cpu.toL2Bus", + "snoop_response_latency": 1, + "name": "toL2Bus", + "p_state_clk_gate_bins": 20, + "use_default_range": false + }, + "do_quiesce": true, + "type": "TimingSimpleCPU", + "profile": 0, + "icache_port": { + "peer": "system.cpu.icache.cpu_side", + "role": "MASTER" + }, + "p_state_clk_gate_bins": 20, + "p_state_clk_gate_min": 1000, + "syscallRetryLatency": 10000, + "interrupts": [ + { + "eventq_index": 0, + "path": "system.cpu.interrupts", + "type": "RiscvInterrupts", + "name": "interrupts", + "cxx_class": "RiscvISA::Interrupts" + } + ], + "dcache_port": { + "peer": "system.cpu.dcache.cpu_side", + "role": "MASTER" + }, + "socket_id": 0, + "power_model": null, + "max_insts_all_threads": 0, + "l2cache": { + "cpu_side": { + "peer": "system.cpu.toL2Bus.master[0]", + "role": "SLAVE" + }, + "clusivity": "mostly_incl", + "prefetcher": null, + "system": "system", + "write_buffers": 8, + "response_latency": 20, + "cxx_class": "Cache", + "size": 2097152, + "type": "Cache", + "clk_domain": "system.cpu_clk_domain", + "max_miss_count": 0, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "mem_side": { + "peer": "system.membus.slave[1]", + "role": "MASTER" + }, + "mshrs": 20, + "writeback_clean": false, + "p_state_clk_gate_min": 1000, + "tags": { + "size": 2097152, + "tag_latency": 20, + "name": "tags", + "p_state_clk_gate_min": 1000, + "eventq_index": 0, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", + "clk_domain": "system.cpu_clk_domain", + "power_model": null, + "sequential_access": false, + "assoc": 8, + "cxx_class": "LRU", + "p_state_clk_gate_max": 1000000000000, + "path": "system.cpu.l2cache.tags", + "block_size": 64, + "type": "LRU", + "data_latency": 20 + }, + "tgts_per_mshr": 12, + "demand_mshr_reserve": 1, + "power_model": null, + "addr_ranges": [ + "0:18446744073709551615:0:0:0:0" + ], + "is_read_only": false, + "prefetch_on_access": false, + "path": "system.cpu.l2cache", + "data_latency": 20, + "tag_latency": 20, + "name": "l2cache", + "p_state_clk_gate_bins": 20, + "sequential_access": false, + "assoc": 8 + }, + "path": "system.cpu", + "max_loads_any_thread": 0, + "switched_out": false, + "workload": [ + { + "uid": 100, + "pid": 100, + "kvmInSE": false, + "cxx_class": "Process", + "executable": "/home/ar4jc/gem5/tests/testing/../test-progs/insttest/bin/riscv/linux-rv64i/insttest", + "drivers": [], + "system": "system", + "gid": 100, + "eventq_index": 0, + "env": [], + "maxStackSize": 67108864, + "ppid": 0, + "type": "Process", + "cwd": "", + "pgid": 100, + "simpoint": 0, + "euid": 100, + "input": "cin", + "path": "system.cpu.workload", + "name": "workload", + "cmd": [ + "insttest" + ], + "errout": "cerr", + "useArchPT": false, + "egid": 100, + "output": "cout" + } + ], + "name": "cpu", + "wait_for_remote_gdb": false, + "dtb": { + "name": "dtb", + "eventq_index": 0, + "cxx_class": "RiscvISA::TLB", + "path": "system.cpu.dtb", + "type": "RiscvTLB", + "size": 64 + }, + "simpoint_start_insts": [], + "max_insts_any_thread": 0, + "progress_interval": 0, + "branchPred": null, + "dcache": { + "cpu_side": { + "peer": "system.cpu.dcache_port", + "role": "SLAVE" + }, + "clusivity": "mostly_incl", + "prefetcher": null, + "system": "system", + "write_buffers": 8, + "response_latency": 2, + "cxx_class": "Cache", + "size": 262144, + "type": "Cache", + "clk_domain": "system.cpu_clk_domain", + "max_miss_count": 0, + "eventq_index": 0, + "default_p_state": "UNDEFINED", + "p_state_clk_gate_max": 1000000000000, + "mem_side": { + "peer": "system.cpu.toL2Bus.slave[1]", + "role": "MASTER" + }, + "mshrs": 4, + "writeback_clean": false, + "p_state_clk_gate_min": 1000, + "tags": { + "size": 262144, + "tag_latency": 2, + "name": "tags", + "p_state_clk_gate_min": 1000, + "eventq_index": 0, + "p_state_clk_gate_bins": 20, + "default_p_state": "UNDEFINED", + "clk_domain": "system.cpu_clk_domain", + "power_model": null, + "sequential_access": false, + "assoc": 2, + "cxx_class": "LRU", + "p_state_clk_gate_max": 1000000000000, + "path": "system.cpu.dcache.tags", + "block_size": 64, + "type": "LRU", + "data_latency": 2 + }, + "tgts_per_mshr": 20, + "demand_mshr_reserve": 1, + "power_model": null, + "addr_ranges": [ + "0:18446744073709551615:0:0:0:0" + ], + "is_read_only": false, + "prefetch_on_access": false, + "path": "system.cpu.dcache", + "data_latency": 2, + "tag_latency": 2, + "name": "dcache", + "p_state_clk_gate_bins": 20, + "sequential_access": false, + "assoc": 2 + }, + "isa": [ + { + "eventq_index": 0, + "path": "system.cpu.isa", + "type": "RiscvISA", + "name": "isa", + "cxx_class": "RiscvISA::ISA" + } + ], + "tracer": { + "eventq_index": 0, + "path": "system.cpu.tracer", + "type": "ExeTracer", + "name": "tracer", + "cxx_class": "Trace::ExeTracer" + } + } + ], + "multi_thread": false, + "exit_on_work_items": false, + "work_item_id": -1, + "num_work_ids": 16 + }, + "time_sync_period": 100000000000, + "eventq_index": 0, + "time_sync_spin_threshold": 100000000, + "cxx_class": "Root", + "path": "root", + "time_sync_enable": false, + "type": "Root", + "full_system": false +}
\ No newline at end of file diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/simerr b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/simerr new file mode 100755 index 000000000..5f61c632d --- /dev/null +++ b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/simerr @@ -0,0 +1,5 @@ +warn: Sockets disabled, not accepting gdb connections +info: Entering event queue @ 0. Starting simulation... +warn: readlink() called on '/proc/self/exe' may yield unexpected results in various settings. + Returning '/home/ar4jc/gem5/tests/test-progs/insttest/bin/riscv/linux-rv64i/insttest' +info: Increasing stack size by one page. diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/simout b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/simout new file mode 100755 index 000000000..68345a523 --- /dev/null +++ b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/simout @@ -0,0 +1,169 @@ +Redirecting stdout to build/RISCV/tests/opt/quick/se/02.insttest/riscv/linux-rv64i/simple-timing/simout +Redirecting stderr to build/RISCV/tests/opt/quick/se/02.insttest/riscv/linux-rv64i/simple-timing/simerr +gem5 Simulator System. http://gem5.org +gem5 is copyrighted software; use the --copyright option for details. + +gem5 compiled Jul 13 2017 17:09:45 +gem5 started Jul 13 2017 17:12:18 +gem5 executing on boldrock, pid 2089 +command line: /home/ar4jc/gem5/build/RISCV/gem5.opt -d build/RISCV/tests/opt/quick/se/02.insttest/riscv/linux-rv64i/simple-timing --stats-file 'text://stats.txt?desc=False' -re /home/ar4jc/gem5/tests/testing/../run.py quick/se/02.insttest/riscv/linux-rv64i/simple-timing + +Global frequency set at 1000000000000 ticks per second +lui: PASS +lui, negative: PASS +auipc: 0x184D6 +auipc: PASS +jal: PASS +jalr: PASS +beq, equal: PASS +beq, not equal: PASS +bne, equal: PASS +bne, not equal: PASS +blt, less: PASS +blt, equal: PASS +blt, greater: PASS +bge, less: PASS +bge, equal: PASS +bge, greater: PASS +bltu, greater: PASS +bltu, equal: PASS +bltu, less: PASS +bgeu, greater: PASS +bgeu, equal: PASS +bgeu, less: PASS +lb, positive: PASS +lb, negative: PASS +lh, positive: PASS +lh, negative: PASS +lw, positive: PASS +lw, negative: PASS +lbu: PASS +lhu: PASS +sb: PASS +sh: PASS +sw: PASS +addi: PASS +addi, overflow: PASS +slti, true: PASS +slti, false: PASS +sltiu, false: PASS +sltiu, true: PASS +xori (1): PASS +xori (0): PASS +ori (1): PASS +ori (A): PASS +andi (0): PASS +andi (1): PASS +slli, general: PASS +slli, erase: PASS +srli, general: PASS +srli, erase: PASS +srli, negative: PASS +srai, general: PASS +srai, erase: PASS +srai, negative: PASS +add: PASS +add, overflow: PASS +sub: PASS +sub, "overflow": PASS +sll, general: PASS +sll, erase: PASS +slt, true: PASS +slt, false: PASS +sltu, false: PASS +sltu, true: PASS +xor (1): PASS +xor (0): PASS +srl, general: PASS +srl, erase: PASS +srl, negative: PASS +sra, general: PASS +sra, erase: PASS +sra, negative: PASS +or (1): PASS +or (A): PASS +and (0): PASS +and (-1): PASS +Bytes written: 15 +open, write: PASS +access F_OK: PASS +access R_OK: PASS +access W_OK: PASS +access X_OK: PASS +stat: + st_dev = 2430 + st_ino = 73671954 + st_mode = 33188 + st_nlink = 1 + st_uid = 1001 + st_gid = 1001 + st_rdev = 0 + st_size = 15 + st_blksize = 8192 + st_blocks = 8 +fstat: + st_dev = 2430 + st_ino = 73671954 + st_mode = 33188 + st_nlink = 1 + st_uid = 1001 + st_gid = 1001 + st_rdev = 0 + st_size = 15 + st_blksize = 8192 + st_blocks = 8 +open, stat: PASS +Bytes read: 15 +String read: this is a test +open, read, unlink: PASS +times: + tms_utime = 0 + tms_stime = 0 + tms_cutime = 0 + tms_cstime = 0 +times: [1;31mFAIL[0m (expected 1; found 0) +timeval: + tv_sec = 1000000000 + tv_usec = 400 +gettimeofday: PASS +Cycles: 818147 +rdcycle: PASS +Time: 1499980395 +rdtime: PASS +Instructions Retired: 214447 +rdinstret: PASS +lwu: PASS +ld: PASS +sd: PASS +addiw: PASS +addiw, overflow: PASS +addiw, truncate: PASS +slliw, general: PASS +slliw, erase: PASS +slliw, truncate: PASS +srliw, general: PASS +srliw, erase: PASS +srliw, negative: PASS +srliw, truncate: PASS +sraiw, general: PASS +sraiw, erase: PASS +sraiw, negative: PASS +sraiw, truncate: PASS +addw: PASS +addw, overflow: PASS +addw, truncate: PASS +subw: PASS +subw, "overflow": PASS +subw, truncate: PASS +sllw, general: PASS +sllw, erase: PASS +sllw, truncate: PASS +srlw, general: PASS +srlw, erase: PASS +srlw, negative: PASS +srlw, truncate: PASS +sraw, general: PASS +sraw, erase: PASS +sraw, negative: PASS +sraw, truncate: PASS +Exiting @ tick 508585500 because exiting with last active thread context diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/stats.txt b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/stats.txt new file mode 100644 index 000000000..49d0103c6 --- /dev/null +++ b/tests/quick/se/02.insttest/ref/riscv/linux-rv64i/simple-timing/stats.txt @@ -0,0 +1,549 @@ + +---------- Begin Simulation Statistics ---------- +sim_seconds 0.000509 +sim_ticks 508585500 +final_tick 508585500 +sim_freq 1000000000000 +host_inst_rate 3721 +host_op_rate 3732 +host_tick_rate 7088392 +host_mem_usage 270008 +host_seconds 71.75 +sim_insts 266983 +sim_ops 267753 +system.voltage_domain.voltage 1 +system.clk_domain.clock 1000 +system.physmem.pwrStateResidencyTicks::UNDEFINED 508585500 +system.physmem.bytes_read::cpu.inst 60992 +system.physmem.bytes_read::cpu.data 30976 +system.physmem.bytes_read::total 91968 +system.physmem.bytes_inst_read::cpu.inst 60992 +system.physmem.bytes_inst_read::total 60992 +system.physmem.num_reads::cpu.inst 953 +system.physmem.num_reads::cpu.data 484 +system.physmem.num_reads::total 1437 +system.physmem.bw_read::cpu.inst 119924772 +system.physmem.bw_read::cpu.data 60906180 +system.physmem.bw_read::total 180830952 +system.physmem.bw_inst_read::cpu.inst 119924772 +system.physmem.bw_inst_read::total 119924772 +system.physmem.bw_total::cpu.inst 119924772 +system.physmem.bw_total::cpu.data 60906180 +system.physmem.bw_total::total 180830952 +system.pwrStateResidencyTicks::UNDEFINED 508585500 +system.cpu_clk_domain.clock 500 +system.cpu.dtb.read_hits 0 +system.cpu.dtb.read_misses 0 +system.cpu.dtb.read_accesses 0 +system.cpu.dtb.write_hits 0 +system.cpu.dtb.write_misses 0 +system.cpu.dtb.write_accesses 0 +system.cpu.dtb.hits 0 +system.cpu.dtb.misses 0 +system.cpu.dtb.accesses 0 +system.cpu.itb.read_hits 0 +system.cpu.itb.read_misses 0 +system.cpu.itb.read_accesses 0 +system.cpu.itb.write_hits 0 +system.cpu.itb.write_misses 0 +system.cpu.itb.write_accesses 0 +system.cpu.itb.hits 0 +system.cpu.itb.misses 0 +system.cpu.itb.accesses 0 +system.cpu.workload.numSyscalls 182 +system.cpu.pwrStateResidencyTicks::ON 508585500 +system.cpu.numCycles 1017171 +system.cpu.numWorkItemsStarted 0 +system.cpu.numWorkItemsCompleted 0 +system.cpu.committedInsts 266983 +system.cpu.committedOps 267753 +system.cpu.num_int_alu_accesses 266336 +system.cpu.num_fp_alu_accesses 12 +system.cpu.num_vec_alu_accesses 0 +system.cpu.num_func_calls 15688 +system.cpu.num_conditional_control_insts 41227 +system.cpu.num_int_insts 266336 +system.cpu.num_fp_insts 12 +system.cpu.num_vec_insts 0 +system.cpu.num_int_register_reads 334534 +system.cpu.num_int_register_writes 178355 +system.cpu.num_fp_register_reads 12 +system.cpu.num_fp_register_writes 0 +system.cpu.num_vec_register_reads 0 +system.cpu.num_vec_register_writes 0 +system.cpu.num_mem_refs 109337 +system.cpu.num_load_insts 67806 +system.cpu.num_store_insts 41531 +system.cpu.num_idle_cycles 0 +system.cpu.num_busy_cycles 1017171 +system.cpu.not_idle_fraction 1 +system.cpu.idle_fraction 0 +system.cpu.Branches 56915 +system.cpu.op_class::No_OpClass 191 0.07% 0.07% +system.cpu.op_class::IntAlu 157741 58.87% 58.94% +system.cpu.op_class::IntMult 436 0.16% 59.11% +system.cpu.op_class::IntDiv 230 0.09% 59.19% +system.cpu.op_class::FloatAdd 0 0.00% 59.19% +system.cpu.op_class::FloatCmp 0 0.00% 59.19% +system.cpu.op_class::FloatCvt 0 0.00% 59.19% +system.cpu.op_class::FloatMult 0 0.00% 59.19% +system.cpu.op_class::FloatMultAcc 0 0.00% 59.19% +system.cpu.op_class::FloatDiv 0 0.00% 59.19% +system.cpu.op_class::FloatMisc 0 0.00% 59.19% +system.cpu.op_class::FloatSqrt 0 0.00% 59.19% +system.cpu.op_class::SimdAdd 0 0.00% 59.19% +system.cpu.op_class::SimdAddAcc 0 0.00% 59.19% +system.cpu.op_class::SimdAlu 0 0.00% 59.19% +system.cpu.op_class::SimdCmp 0 0.00% 59.19% +system.cpu.op_class::SimdCvt 0 0.00% 59.19% +system.cpu.op_class::SimdMisc 0 0.00% 59.19% +system.cpu.op_class::SimdMult 0 0.00% 59.19% +system.cpu.op_class::SimdMultAcc 0 0.00% 59.19% +system.cpu.op_class::SimdShift 0 0.00% 59.19% +system.cpu.op_class::SimdShiftAcc 0 0.00% 59.19% +system.cpu.op_class::SimdSqrt 0 0.00% 59.19% +system.cpu.op_class::SimdFloatAdd 0 0.00% 59.19% +system.cpu.op_class::SimdFloatAlu 0 0.00% 59.19% +system.cpu.op_class::SimdFloatCmp 0 0.00% 59.19% +system.cpu.op_class::SimdFloatCvt 0 0.00% 59.19% +system.cpu.op_class::SimdFloatDiv 0 0.00% 59.19% +system.cpu.op_class::SimdFloatMisc 0 0.00% 59.19% +system.cpu.op_class::SimdFloatMult 0 0.00% 59.19% +system.cpu.op_class::SimdFloatMultAcc 0 0.00% 59.19% +system.cpu.op_class::SimdFloatSqrt 0 0.00% 59.19% +system.cpu.op_class::MemRead 67806 25.31% 84.50% +system.cpu.op_class::MemWrite 41519 15.50% 100.00% +system.cpu.op_class::FloatMemRead 0 0.00% 100.00% +system.cpu.op_class::FloatMemWrite 12 0.00% 100.00% +system.cpu.op_class::IprAccess 0 0.00% 100.00% +system.cpu.op_class::InstPrefetch 0 0.00% 100.00% +system.cpu.op_class::total 267935 +system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 508585500 +system.cpu.dcache.tags.replacements 0 +system.cpu.dcache.tags.tagsinuse 397.981012 +system.cpu.dcache.tags.total_refs 108853 +system.cpu.dcache.tags.sampled_refs 484 +system.cpu.dcache.tags.avg_refs 224.902893 +system.cpu.dcache.tags.warmup_cycle 0 +system.cpu.dcache.tags.occ_blocks::cpu.data 397.981012 +system.cpu.dcache.tags.occ_percent::cpu.data 0.097163 +system.cpu.dcache.tags.occ_percent::total 0.097163 +system.cpu.dcache.tags.occ_task_id_blocks::1024 484 +system.cpu.dcache.tags.age_task_id_blocks_1024::0 14 +system.cpu.dcache.tags.age_task_id_blocks_1024::1 7 +system.cpu.dcache.tags.age_task_id_blocks_1024::2 463 +system.cpu.dcache.tags.occ_task_id_percent::1024 0.118164 +system.cpu.dcache.tags.tag_accesses 219158 +system.cpu.dcache.tags.data_accesses 219158 +system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 508585500 +system.cpu.dcache.ReadReq_hits::cpu.data 66769 +system.cpu.dcache.ReadReq_hits::total 66769 +system.cpu.dcache.WriteReq_hits::cpu.data 40527 +system.cpu.dcache.WriteReq_hits::total 40527 +system.cpu.dcache.LoadLockedReq_hits::cpu.data 778 +system.cpu.dcache.LoadLockedReq_hits::total 778 +system.cpu.dcache.StoreCondReq_hits::cpu.data 779 +system.cpu.dcache.StoreCondReq_hits::total 779 +system.cpu.dcache.demand_hits::cpu.data 107296 +system.cpu.dcache.demand_hits::total 107296 +system.cpu.dcache.overall_hits::cpu.data 107296 +system.cpu.dcache.overall_hits::total 107296 +system.cpu.dcache.ReadReq_misses::cpu.data 258 +system.cpu.dcache.ReadReq_misses::total 258 +system.cpu.dcache.WriteReq_misses::cpu.data 225 +system.cpu.dcache.WriteReq_misses::total 225 +system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 +system.cpu.dcache.LoadLockedReq_misses::total 1 +system.cpu.dcache.demand_misses::cpu.data 483 +system.cpu.dcache.demand_misses::total 483 +system.cpu.dcache.overall_misses::cpu.data 483 +system.cpu.dcache.overall_misses::total 483 +system.cpu.dcache.ReadReq_miss_latency::cpu.data 16254000 +system.cpu.dcache.ReadReq_miss_latency::total 16254000 +system.cpu.dcache.WriteReq_miss_latency::cpu.data 14175000 +system.cpu.dcache.WriteReq_miss_latency::total 14175000 +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 63000 +system.cpu.dcache.LoadLockedReq_miss_latency::total 63000 +system.cpu.dcache.demand_miss_latency::cpu.data 30429000 +system.cpu.dcache.demand_miss_latency::total 30429000 +system.cpu.dcache.overall_miss_latency::cpu.data 30429000 +system.cpu.dcache.overall_miss_latency::total 30429000 +system.cpu.dcache.ReadReq_accesses::cpu.data 67027 +system.cpu.dcache.ReadReq_accesses::total 67027 +system.cpu.dcache.WriteReq_accesses::cpu.data 40752 +system.cpu.dcache.WriteReq_accesses::total 40752 +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 779 +system.cpu.dcache.LoadLockedReq_accesses::total 779 +system.cpu.dcache.StoreCondReq_accesses::cpu.data 779 +system.cpu.dcache.StoreCondReq_accesses::total 779 +system.cpu.dcache.demand_accesses::cpu.data 107779 +system.cpu.dcache.demand_accesses::total 107779 +system.cpu.dcache.overall_accesses::cpu.data 107779 +system.cpu.dcache.overall_accesses::total 107779 +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.003849 +system.cpu.dcache.ReadReq_miss_rate::total 0.003849 +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.005521 +system.cpu.dcache.WriteReq_miss_rate::total 0.005521 +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.001284 +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.001284 +system.cpu.dcache.demand_miss_rate::cpu.data 0.004481 +system.cpu.dcache.demand_miss_rate::total 0.004481 +system.cpu.dcache.overall_miss_rate::cpu.data 0.004481 +system.cpu.dcache.overall_miss_rate::total 0.004481 +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63000 +system.cpu.dcache.ReadReq_avg_miss_latency::total 63000 +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 63000 +system.cpu.dcache.WriteReq_avg_miss_latency::total 63000 +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 63000 +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 63000 +system.cpu.dcache.demand_avg_miss_latency::cpu.data 63000 +system.cpu.dcache.demand_avg_miss_latency::total 63000 +system.cpu.dcache.overall_avg_miss_latency::cpu.data 63000 +system.cpu.dcache.overall_avg_miss_latency::total 63000 +system.cpu.dcache.blocked_cycles::no_mshrs 0 +system.cpu.dcache.blocked_cycles::no_targets 0 +system.cpu.dcache.blocked::no_mshrs 0 +system.cpu.dcache.blocked::no_targets 0 +system.cpu.dcache.avg_blocked_cycles::no_mshrs nan +system.cpu.dcache.avg_blocked_cycles::no_targets nan +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 258 +system.cpu.dcache.ReadReq_mshr_misses::total 258 +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 225 +system.cpu.dcache.WriteReq_mshr_misses::total 225 +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 +system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 +system.cpu.dcache.demand_mshr_misses::cpu.data 483 +system.cpu.dcache.demand_mshr_misses::total 483 +system.cpu.dcache.overall_mshr_misses::cpu.data 483 +system.cpu.dcache.overall_mshr_misses::total 483 +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 15996000 +system.cpu.dcache.ReadReq_mshr_miss_latency::total 15996000 +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 13950000 +system.cpu.dcache.WriteReq_mshr_miss_latency::total 13950000 +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 62000 +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 62000 +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29946000 +system.cpu.dcache.demand_mshr_miss_latency::total 29946000 +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29946000 +system.cpu.dcache.overall_mshr_miss_latency::total 29946000 +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003849 +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003849 +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.005521 +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.005521 +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.001284 +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.001284 +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.004481 +system.cpu.dcache.demand_mshr_miss_rate::total 0.004481 +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.004481 +system.cpu.dcache.overall_mshr_miss_rate::total 0.004481 +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 62000 +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62000 +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 62000 +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62000 +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 62000 +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 62000 +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62000 +system.cpu.dcache.demand_avg_mshr_miss_latency::total 62000 +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62000 +system.cpu.dcache.overall_avg_mshr_miss_latency::total 62000 +system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 508585500 +system.cpu.icache.tags.replacements 44 +system.cpu.icache.tags.tagsinuse 603.393635 +system.cpu.icache.tags.total_refs 309176 +system.cpu.icache.tags.sampled_refs 955 +system.cpu.icache.tags.avg_refs 323.744503 +system.cpu.icache.tags.warmup_cycle 0 +system.cpu.icache.tags.occ_blocks::cpu.inst 603.393635 +system.cpu.icache.tags.occ_percent::cpu.inst 0.294626 +system.cpu.icache.tags.occ_percent::total 0.294626 +system.cpu.icache.tags.occ_task_id_blocks::1024 911 +system.cpu.icache.tags.age_task_id_blocks_1024::0 42 +system.cpu.icache.tags.age_task_id_blocks_1024::1 65 +system.cpu.icache.tags.age_task_id_blocks_1024::2 804 +system.cpu.icache.tags.occ_task_id_percent::1024 0.444824 +system.cpu.icache.tags.tag_accesses 621217 +system.cpu.icache.tags.data_accesses 621217 +system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 508585500 +system.cpu.icache.ReadReq_hits::cpu.inst 309176 +system.cpu.icache.ReadReq_hits::total 309176 +system.cpu.icache.demand_hits::cpu.inst 309176 +system.cpu.icache.demand_hits::total 309176 +system.cpu.icache.overall_hits::cpu.inst 309176 +system.cpu.icache.overall_hits::total 309176 +system.cpu.icache.ReadReq_misses::cpu.inst 955 +system.cpu.icache.ReadReq_misses::total 955 +system.cpu.icache.demand_misses::cpu.inst 955 +system.cpu.icache.demand_misses::total 955 +system.cpu.icache.overall_misses::cpu.inst 955 +system.cpu.icache.overall_misses::total 955 +system.cpu.icache.ReadReq_miss_latency::cpu.inst 60065500 +system.cpu.icache.ReadReq_miss_latency::total 60065500 +system.cpu.icache.demand_miss_latency::cpu.inst 60065500 +system.cpu.icache.demand_miss_latency::total 60065500 +system.cpu.icache.overall_miss_latency::cpu.inst 60065500 +system.cpu.icache.overall_miss_latency::total 60065500 +system.cpu.icache.ReadReq_accesses::cpu.inst 310131 +system.cpu.icache.ReadReq_accesses::total 310131 +system.cpu.icache.demand_accesses::cpu.inst 310131 +system.cpu.icache.demand_accesses::total 310131 +system.cpu.icache.overall_accesses::cpu.inst 310131 +system.cpu.icache.overall_accesses::total 310131 +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.003079 +system.cpu.icache.ReadReq_miss_rate::total 0.003079 +system.cpu.icache.demand_miss_rate::cpu.inst 0.003079 +system.cpu.icache.demand_miss_rate::total 0.003079 +system.cpu.icache.overall_miss_rate::cpu.inst 0.003079 +system.cpu.icache.overall_miss_rate::total 0.003079 +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 62895.811518 +system.cpu.icache.ReadReq_avg_miss_latency::total 62895.811518 +system.cpu.icache.demand_avg_miss_latency::cpu.inst 62895.811518 +system.cpu.icache.demand_avg_miss_latency::total 62895.811518 +system.cpu.icache.overall_avg_miss_latency::cpu.inst 62895.811518 +system.cpu.icache.overall_avg_miss_latency::total 62895.811518 +system.cpu.icache.blocked_cycles::no_mshrs 0 +system.cpu.icache.blocked_cycles::no_targets 0 +system.cpu.icache.blocked::no_mshrs 0 +system.cpu.icache.blocked::no_targets 0 +system.cpu.icache.avg_blocked_cycles::no_mshrs nan +system.cpu.icache.avg_blocked_cycles::no_targets nan +system.cpu.icache.writebacks::writebacks 44 +system.cpu.icache.writebacks::total 44 +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 955 +system.cpu.icache.ReadReq_mshr_misses::total 955 +system.cpu.icache.demand_mshr_misses::cpu.inst 955 +system.cpu.icache.demand_mshr_misses::total 955 +system.cpu.icache.overall_mshr_misses::cpu.inst 955 +system.cpu.icache.overall_mshr_misses::total 955 +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 59110500 +system.cpu.icache.ReadReq_mshr_miss_latency::total 59110500 +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 59110500 +system.cpu.icache.demand_mshr_miss_latency::total 59110500 +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 59110500 +system.cpu.icache.overall_mshr_miss_latency::total 59110500 +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.003079 +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.003079 +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.003079 +system.cpu.icache.demand_mshr_miss_rate::total 0.003079 +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.003079 +system.cpu.icache.overall_mshr_miss_rate::total 0.003079 +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 61895.811518 +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61895.811518 +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 61895.811518 +system.cpu.icache.demand_avg_mshr_miss_latency::total 61895.811518 +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 61895.811518 +system.cpu.icache.overall_avg_mshr_miss_latency::total 61895.811518 +system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 508585500 +system.cpu.l2cache.tags.replacements 0 +system.cpu.l2cache.tags.tagsinuse 1026.033062 +system.cpu.l2cache.tags.total_refs 46 +system.cpu.l2cache.tags.sampled_refs 1437 +system.cpu.l2cache.tags.avg_refs 0.032011 +system.cpu.l2cache.tags.warmup_cycle 0 +system.cpu.l2cache.tags.occ_blocks::cpu.inst 628.042057 +system.cpu.l2cache.tags.occ_blocks::cpu.data 397.991005 +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.019166 +system.cpu.l2cache.tags.occ_percent::cpu.data 0.012146 +system.cpu.l2cache.tags.occ_percent::total 0.031312 +system.cpu.l2cache.tags.occ_task_id_blocks::1024 1437 +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 56 +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 72 +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1309 +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.043854 +system.cpu.l2cache.tags.tag_accesses 13301 +system.cpu.l2cache.tags.data_accesses 13301 +system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 508585500 +system.cpu.l2cache.WritebackClean_hits::writebacks 44 +system.cpu.l2cache.WritebackClean_hits::total 44 +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 2 +system.cpu.l2cache.ReadCleanReq_hits::total 2 +system.cpu.l2cache.demand_hits::cpu.inst 2 +system.cpu.l2cache.demand_hits::total 2 +system.cpu.l2cache.overall_hits::cpu.inst 2 +system.cpu.l2cache.overall_hits::total 2 +system.cpu.l2cache.ReadExReq_misses::cpu.data 225 +system.cpu.l2cache.ReadExReq_misses::total 225 +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 953 +system.cpu.l2cache.ReadCleanReq_misses::total 953 +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 259 +system.cpu.l2cache.ReadSharedReq_misses::total 259 +system.cpu.l2cache.demand_misses::cpu.inst 953 +system.cpu.l2cache.demand_misses::cpu.data 484 +system.cpu.l2cache.demand_misses::total 1437 +system.cpu.l2cache.overall_misses::cpu.inst 953 +system.cpu.l2cache.overall_misses::cpu.data 484 +system.cpu.l2cache.overall_misses::total 1437 +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 13612500 +system.cpu.l2cache.ReadExReq_miss_latency::total 13612500 +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 57657000 +system.cpu.l2cache.ReadCleanReq_miss_latency::total 57657000 +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 15669500 +system.cpu.l2cache.ReadSharedReq_miss_latency::total 15669500 +system.cpu.l2cache.demand_miss_latency::cpu.inst 57657000 +system.cpu.l2cache.demand_miss_latency::cpu.data 29282000 +system.cpu.l2cache.demand_miss_latency::total 86939000 +system.cpu.l2cache.overall_miss_latency::cpu.inst 57657000 +system.cpu.l2cache.overall_miss_latency::cpu.data 29282000 +system.cpu.l2cache.overall_miss_latency::total 86939000 +system.cpu.l2cache.WritebackClean_accesses::writebacks 44 +system.cpu.l2cache.WritebackClean_accesses::total 44 +system.cpu.l2cache.ReadExReq_accesses::cpu.data 225 +system.cpu.l2cache.ReadExReq_accesses::total 225 +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 955 +system.cpu.l2cache.ReadCleanReq_accesses::total 955 +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 259 +system.cpu.l2cache.ReadSharedReq_accesses::total 259 +system.cpu.l2cache.demand_accesses::cpu.inst 955 +system.cpu.l2cache.demand_accesses::cpu.data 484 +system.cpu.l2cache.demand_accesses::total 1439 +system.cpu.l2cache.overall_accesses::cpu.inst 955 +system.cpu.l2cache.overall_accesses::cpu.data 484 +system.cpu.l2cache.overall_accesses::total 1439 +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 +system.cpu.l2cache.ReadExReq_miss_rate::total 1 +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.997906 +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.997906 +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 +system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.997906 +system.cpu.l2cache.demand_miss_rate::cpu.data 1 +system.cpu.l2cache.demand_miss_rate::total 0.998610 +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.997906 +system.cpu.l2cache.overall_miss_rate::cpu.data 1 +system.cpu.l2cache.overall_miss_rate::total 0.998610 +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 60500 +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 60500 +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 60500.524659 +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 60500.524659 +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 60500 +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 60500 +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 60500.524659 +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 60500 +system.cpu.l2cache.demand_avg_miss_latency::total 60500.347947 +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 60500.524659 +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 60500 +system.cpu.l2cache.overall_avg_miss_latency::total 60500.347947 +system.cpu.l2cache.blocked_cycles::no_mshrs 0 +system.cpu.l2cache.blocked_cycles::no_targets 0 +system.cpu.l2cache.blocked::no_mshrs 0 +system.cpu.l2cache.blocked::no_targets 0 +system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan +system.cpu.l2cache.avg_blocked_cycles::no_targets nan +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 225 +system.cpu.l2cache.ReadExReq_mshr_misses::total 225 +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 953 +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 953 +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 259 +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 259 +system.cpu.l2cache.demand_mshr_misses::cpu.inst 953 +system.cpu.l2cache.demand_mshr_misses::cpu.data 484 +system.cpu.l2cache.demand_mshr_misses::total 1437 +system.cpu.l2cache.overall_mshr_misses::cpu.inst 953 +system.cpu.l2cache.overall_mshr_misses::cpu.data 484 +system.cpu.l2cache.overall_mshr_misses::total 1437 +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 11362500 +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 11362500 +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 48127000 +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 48127000 +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 13079500 +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 13079500 +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 48127000 +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 24442000 +system.cpu.l2cache.demand_mshr_miss_latency::total 72569000 +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 48127000 +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 24442000 +system.cpu.l2cache.overall_mshr_miss_latency::total 72569000 +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.997906 +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.997906 +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.997906 +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 +system.cpu.l2cache.demand_mshr_miss_rate::total 0.998610 +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.997906 +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 +system.cpu.l2cache.overall_mshr_miss_rate::total 0.998610 +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 50500 +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 50500 +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 50500.524659 +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 50500.524659 +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 50500 +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 50500 +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 50500.524659 +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 50500 +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 50500.347947 +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 50500.524659 +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 50500 +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 50500.347947 +system.cpu.toL2Bus.snoop_filter.tot_requests 1483 +system.cpu.toL2Bus.snoop_filter.hit_single_requests 44 +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 +system.cpu.toL2Bus.snoop_filter.tot_snoops 0 +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 +system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 +system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 508585500 +system.cpu.toL2Bus.trans_dist::ReadResp 1214 +system.cpu.toL2Bus.trans_dist::WritebackClean 44 +system.cpu.toL2Bus.trans_dist::ReadExReq 225 +system.cpu.toL2Bus.trans_dist::ReadExResp 225 +system.cpu.toL2Bus.trans_dist::ReadCleanReq 955 +system.cpu.toL2Bus.trans_dist::ReadSharedReq 259 +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1954 +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 968 +system.cpu.toL2Bus.pkt_count::total 2922 +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 63936 +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 30976 +system.cpu.toL2Bus.pkt_size::total 94912 +system.cpu.toL2Bus.snoops 0 +system.cpu.toL2Bus.snoopTraffic 0 +system.cpu.toL2Bus.snoop_fanout::samples 1439 +system.cpu.toL2Bus.snoop_fanout::mean 0 +system.cpu.toL2Bus.snoop_fanout::stdev 0 +system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% +system.cpu.toL2Bus.snoop_fanout::0 1439 100.00% 100.00% +system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 100.00% +system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% +system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% +system.cpu.toL2Bus.snoop_fanout::min_value 0 +system.cpu.toL2Bus.snoop_fanout::max_value 0 +system.cpu.toL2Bus.snoop_fanout::total 1439 +system.cpu.toL2Bus.reqLayer0.occupancy 785500 +system.cpu.toL2Bus.reqLayer0.utilization 0.2 +system.cpu.toL2Bus.respLayer0.occupancy 1432500 +system.cpu.toL2Bus.respLayer0.utilization 0.3 +system.cpu.toL2Bus.respLayer1.occupancy 726000 +system.cpu.toL2Bus.respLayer1.utilization 0.1 +system.membus.snoop_filter.tot_requests 1437 +system.membus.snoop_filter.hit_single_requests 0 +system.membus.snoop_filter.hit_multi_requests 0 +system.membus.snoop_filter.tot_snoops 0 +system.membus.snoop_filter.hit_single_snoops 0 +system.membus.snoop_filter.hit_multi_snoops 0 +system.membus.pwrStateResidencyTicks::UNDEFINED 508585500 +system.membus.trans_dist::ReadResp 1212 +system.membus.trans_dist::ReadExReq 225 +system.membus.trans_dist::ReadExResp 225 +system.membus.trans_dist::ReadSharedReq 1212 +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 2874 +system.membus.pkt_count::total 2874 +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 91968 +system.membus.pkt_size::total 91968 +system.membus.snoops 0 +system.membus.snoopTraffic 0 +system.membus.snoop_fanout::samples 1437 +system.membus.snoop_fanout::mean 0 +system.membus.snoop_fanout::stdev 0 +system.membus.snoop_fanout::underflows 0 0.00% 0.00% +system.membus.snoop_fanout::0 1437 100.00% 100.00% +system.membus.snoop_fanout::1 0 0.00% 100.00% +system.membus.snoop_fanout::overflows 0 0.00% 100.00% +system.membus.snoop_fanout::min_value 0 +system.membus.snoop_fanout::max_value 0 +system.membus.snoop_fanout::total 1437 +system.membus.reqLayer0.occupancy 1437500 +system.membus.reqLayer0.utilization 0.3 +system.membus.respLayer1.occupancy 7185000 +system.membus.respLayer1.utilization 1.4 + +---------- End Simulation Statistics ---------- |