diff options
Diffstat (limited to 'tests/quick/se/02.insttest/ref/riscv/linux-rv64m/o3-timing/stats.txt')
| -rw-r--r-- | tests/quick/se/02.insttest/ref/riscv/linux-rv64m/o3-timing/stats.txt | 2046 |
1 files changed, 1044 insertions, 1002 deletions
diff --git a/tests/quick/se/02.insttest/ref/riscv/linux-rv64m/o3-timing/stats.txt b/tests/quick/se/02.insttest/ref/riscv/linux-rv64m/o3-timing/stats.txt index eefd14017..f69b5eb21 100644 --- a/tests/quick/se/02.insttest/ref/riscv/linux-rv64m/o3-timing/stats.txt +++ b/tests/quick/se/02.insttest/ref/riscv/linux-rv64m/o3-timing/stats.txt @@ -1,1006 +1,1048 @@ ---------- Begin Simulation Statistics ---------- -sim_seconds 0.000067 # Number of seconds simulated -sim_ticks 66743000 # Number of ticks simulated -final_tick 66743000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset) -sim_freq 1000000000000 # Frequency of simulated ticks -host_inst_rate 234636 # Simulator instruction rate (inst/s) -host_op_rate 234630 # Simulator op (including micro ops) rate (op/s) -host_tick_rate 138224430 # Simulator tick rate (ticks/s) -host_mem_usage 263644 # Number of bytes of host memory used -host_seconds 0.48 # Real time elapsed on the host -sim_insts 113291 # Number of instructions simulated -sim_ops 113291 # Number of ops (including micro ops) simulated -system.voltage_domain.voltage 1 # Voltage in Volts -system.clk_domain.clock 1000 # Clock period in ticks -system.physmem.pwrStateResidencyTicks::UNDEFINED 66743000 # Cumulative time (in ticks) in various power states -system.physmem.bytes_read::cpu.inst 49408 # Number of bytes read from this memory -system.physmem.bytes_read::cpu.data 16960 # Number of bytes read from this memory -system.physmem.bytes_read::total 66368 # Number of bytes read from this memory -system.physmem.bytes_inst_read::cpu.inst 49408 # Number of instructions bytes read from this memory -system.physmem.bytes_inst_read::total 49408 # Number of instructions bytes read from this memory -system.physmem.num_reads::cpu.inst 772 # Number of read requests responded to by this memory -system.physmem.num_reads::cpu.data 265 # Number of read requests responded to by this memory -system.physmem.num_reads::total 1037 # Number of read requests responded to by this memory -system.physmem.bw_read::cpu.inst 740272388 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::cpu.data 254109045 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_read::total 994381433 # Total read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::cpu.inst 740272388 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_inst_read::total 740272388 # Instruction read bandwidth from this memory (bytes/s) -system.physmem.bw_total::cpu.inst 740272388 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::cpu.data 254109045 # Total bandwidth to/from this memory (bytes/s) -system.physmem.bw_total::total 994381433 # Total bandwidth to/from this memory (bytes/s) -system.physmem.readReqs 1038 # Number of read requests accepted -system.physmem.writeReqs 0 # Number of write requests accepted -system.physmem.readBursts 1038 # Number of DRAM read bursts, including those serviced by the write queue -system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue -system.physmem.bytesReadDRAM 66432 # Total number of bytes read from DRAM -system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue -system.physmem.bytesWritten 0 # Total number of bytes written to DRAM -system.physmem.bytesReadSys 66432 # Total read bytes from the system interface side -system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side -system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue -system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one -system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write -system.physmem.perBankRdBursts::0 89 # Per bank write bursts -system.physmem.perBankRdBursts::1 8 # Per bank write bursts -system.physmem.perBankRdBursts::2 16 # Per bank write bursts -system.physmem.perBankRdBursts::3 108 # Per bank write bursts -system.physmem.perBankRdBursts::4 63 # Per bank write bursts -system.physmem.perBankRdBursts::5 91 # Per bank write bursts -system.physmem.perBankRdBursts::6 61 # Per bank write bursts -system.physmem.perBankRdBursts::7 30 # Per bank write bursts -system.physmem.perBankRdBursts::8 56 # Per bank write bursts -system.physmem.perBankRdBursts::9 76 # Per bank write bursts -system.physmem.perBankRdBursts::10 79 # Per bank write bursts -system.physmem.perBankRdBursts::11 53 # Per bank write bursts -system.physmem.perBankRdBursts::12 133 # Per bank write bursts -system.physmem.perBankRdBursts::13 64 # Per bank write bursts -system.physmem.perBankRdBursts::14 104 # Per bank write bursts -system.physmem.perBankRdBursts::15 7 # Per bank write bursts -system.physmem.perBankWrBursts::0 0 # Per bank write bursts -system.physmem.perBankWrBursts::1 0 # Per bank write bursts -system.physmem.perBankWrBursts::2 0 # Per bank write bursts -system.physmem.perBankWrBursts::3 0 # Per bank write bursts -system.physmem.perBankWrBursts::4 0 # Per bank write bursts -system.physmem.perBankWrBursts::5 0 # Per bank write bursts -system.physmem.perBankWrBursts::6 0 # Per bank write bursts -system.physmem.perBankWrBursts::7 0 # Per bank write bursts -system.physmem.perBankWrBursts::8 0 # Per bank write bursts -system.physmem.perBankWrBursts::9 0 # Per bank write bursts -system.physmem.perBankWrBursts::10 0 # Per bank write bursts -system.physmem.perBankWrBursts::11 0 # Per bank write bursts -system.physmem.perBankWrBursts::12 0 # Per bank write bursts -system.physmem.perBankWrBursts::13 0 # Per bank write bursts -system.physmem.perBankWrBursts::14 0 # Per bank write bursts -system.physmem.perBankWrBursts::15 0 # Per bank write bursts -system.physmem.numRdRetry 0 # Number of times read queue was full causing retry -system.physmem.numWrRetry 0 # Number of times write queue was full causing retry -system.physmem.totGap 66724000 # Total gap between requests -system.physmem.readPktSize::0 0 # Read request sizes (log2) -system.physmem.readPktSize::1 0 # Read request sizes (log2) -system.physmem.readPktSize::2 0 # Read request sizes (log2) -system.physmem.readPktSize::3 0 # Read request sizes (log2) -system.physmem.readPktSize::4 0 # Read request sizes (log2) -system.physmem.readPktSize::5 0 # Read request sizes (log2) -system.physmem.readPktSize::6 1038 # Read request sizes (log2) -system.physmem.writePktSize::0 0 # Write request sizes (log2) -system.physmem.writePktSize::1 0 # Write request sizes (log2) -system.physmem.writePktSize::2 0 # Write request sizes (log2) -system.physmem.writePktSize::3 0 # Write request sizes (log2) -system.physmem.writePktSize::4 0 # Write request sizes (log2) -system.physmem.writePktSize::5 0 # Write request sizes (log2) -system.physmem.writePktSize::6 0 # Write request sizes (log2) -system.physmem.rdQLenPdf::0 579 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::1 293 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::2 110 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::3 50 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::4 6 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see -system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see -system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see -system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see -system.physmem.bytesPerActivate::samples 201 # Bytes accessed per row activation -system.physmem.bytesPerActivate::mean 318.407960 # Bytes accessed per row activation -system.physmem.bytesPerActivate::gmean 195.437814 # Bytes accessed per row activation -system.physmem.bytesPerActivate::stdev 320.986499 # Bytes accessed per row activation -system.physmem.bytesPerActivate::0-127 66 32.84% 32.84% # Bytes accessed per row activation -system.physmem.bytesPerActivate::128-255 49 24.38% 57.21% # Bytes accessed per row activation -system.physmem.bytesPerActivate::256-383 28 13.93% 71.14% # Bytes accessed per row activation -system.physmem.bytesPerActivate::384-511 11 5.47% 76.62% # Bytes accessed per row activation -system.physmem.bytesPerActivate::512-639 11 5.47% 82.09% # Bytes accessed per row activation -system.physmem.bytesPerActivate::640-767 6 2.99% 85.07% # Bytes accessed per row activation -system.physmem.bytesPerActivate::768-895 3 1.49% 86.57% # Bytes accessed per row activation -system.physmem.bytesPerActivate::896-1023 5 2.49% 89.05% # Bytes accessed per row activation -system.physmem.bytesPerActivate::1024-1151 22 10.95% 100.00% # Bytes accessed per row activation -system.physmem.bytesPerActivate::total 201 # Bytes accessed per row activation -system.physmem.totQLat 13663500 # Total ticks spent queuing -system.physmem.totMemAccLat 33126000 # Total ticks spent from burst creation until serviced by the DRAM -system.physmem.totBusLat 5190000 # Total ticks spent in databus transfers -system.physmem.avgQLat 13163.29 # Average queueing delay per DRAM burst -system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst -system.physmem.avgMemAccLat 31913.29 # Average memory access latency per DRAM burst -system.physmem.avgRdBW 995.34 # Average DRAM read bandwidth in MiByte/s -system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s -system.physmem.avgRdBWSys 995.34 # Average system read bandwidth in MiByte/s -system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s -system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s -system.physmem.busUtil 7.78 # Data bus utilization in percentage -system.physmem.busUtilRead 7.78 # Data bus utilization in percentage for reads -system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes -system.physmem.avgRdQLen 1.68 # Average read queue length when enqueuing -system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing -system.physmem.readRowHits 824 # Number of row buffer hits during reads -system.physmem.writeRowHits 0 # Number of row buffer hits during writes -system.physmem.readRowHitRate 79.38 # Row buffer hit rate for reads -system.physmem.writeRowHitRate nan # Row buffer hit rate for writes -system.physmem.avgGap 64281.31 # Average gap between requests -system.physmem.pageHitRate 79.38 # Row buffer hit rate, read and write combined -system.physmem_0.actEnergy 821100 # Energy for activate commands per rank (pJ) -system.physmem_0.preEnergy 406065 # Energy for precharge commands per rank (pJ) -system.physmem_0.readEnergy 3327240 # Energy for read commands per rank (pJ) -system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_0.refreshEnergy 4917120.000000 # Energy for refresh commands per rank (pJ) -system.physmem_0.actBackEnergy 6538470 # Energy for active background per rank (pJ) -system.physmem_0.preBackEnergy 110400 # Energy for precharge background per rank (pJ) -system.physmem_0.actPowerDownEnergy 22321770 # Energy for active power-down per rank (pJ) -system.physmem_0.prePowerDownEnergy 1215840 # Energy for precharge power-down per rank (pJ) -system.physmem_0.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) -system.physmem_0.totalEnergy 39658005 # Total energy per rank (pJ) -system.physmem_0.averagePower 594.183051 # Core power per rank (mW) -system.physmem_0.totalIdleTime 51789750 # Total Idle time Per DRAM Rank -system.physmem_0.memoryStateTime::IDLE 53500 # Time in different power states -system.physmem_0.memoryStateTime::REF 2080000 # Time in different power states -system.physmem_0.memoryStateTime::SREF 0 # Time in different power states -system.physmem_0.memoryStateTime::PRE_PDN 3164000 # Time in different power states -system.physmem_0.memoryStateTime::ACT 12517250 # Time in different power states -system.physmem_0.memoryStateTime::ACT_PDN 48928250 # Time in different power states -system.physmem_1.actEnergy 706860 # Energy for activate commands per rank (pJ) -system.physmem_1.preEnergy 356730 # Energy for precharge commands per rank (pJ) -system.physmem_1.readEnergy 4084080 # Energy for read commands per rank (pJ) -system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ) -system.physmem_1.refreshEnergy 4917120.000000 # Energy for refresh commands per rank (pJ) -system.physmem_1.actBackEnergy 6307620 # Energy for active background per rank (pJ) -system.physmem_1.preBackEnergy 140640 # Energy for precharge background per rank (pJ) -system.physmem_1.actPowerDownEnergy 21247890 # Energy for active power-down per rank (pJ) -system.physmem_1.prePowerDownEnergy 2284320 # Energy for precharge power-down per rank (pJ) -system.physmem_1.selfRefreshEnergy 0 # Energy for self refresh per rank (pJ) -system.physmem_1.totalEnergy 40045260 # Total energy per rank (pJ) -system.physmem_1.averagePower 599.985167 # Core power per rank (mW) -system.physmem_1.totalIdleTime 52550750 # Total Idle time Per DRAM Rank -system.physmem_1.memoryStateTime::IDLE 144500 # Time in different power states -system.physmem_1.memoryStateTime::REF 2080000 # Time in different power states -system.physmem_1.memoryStateTime::SREF 0 # Time in different power states -system.physmem_1.memoryStateTime::PRE_PDN 5948000 # Time in different power states -system.physmem_1.memoryStateTime::ACT 11967750 # Time in different power states -system.physmem_1.memoryStateTime::ACT_PDN 46602750 # Time in different power states -system.pwrStateResidencyTicks::UNDEFINED 66743000 # Cumulative time (in ticks) in various power states -system.cpu.branchPred.lookups 40127 # Number of BP lookups -system.cpu.branchPred.condPredicted 25071 # Number of conditional branches predicted -system.cpu.branchPred.condIncorrect 2677 # Number of conditional branches incorrect -system.cpu.branchPred.BTBLookups 34324 # Number of BTB lookups -system.cpu.branchPred.BTBHits 19560 # Number of BTB hits -system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly. -system.cpu.branchPred.BTBHitPct 56.986365 # BTB Hit Percentage -system.cpu.branchPred.usedRAS 0 # Number of times the RAS was used to get a target. -system.cpu.branchPred.RASInCorrect 0 # Number of incorrect RAS predictions. -system.cpu.branchPred.indirectLookups 7732 # Number of indirect predictor lookups. -system.cpu.branchPred.indirectHits 3910 # Number of indirect target hits. -system.cpu.branchPred.indirectMisses 3822 # Number of indirect misses. -system.cpu.branchPredindirectMispredicted 1192 # Number of mispredicted indirect branches. -system.cpu_clk_domain.clock 500 # Clock period in ticks -system.cpu.dtb.read_hits 0 # DTB read hits -system.cpu.dtb.read_misses 0 # DTB read misses -system.cpu.dtb.read_accesses 0 # DTB read accesses -system.cpu.dtb.write_hits 0 # DTB write hits -system.cpu.dtb.write_misses 0 # DTB write misses -system.cpu.dtb.write_accesses 0 # DTB write accesses -system.cpu.dtb.hits 0 # DTB hits -system.cpu.dtb.misses 0 # DTB misses -system.cpu.dtb.accesses 0 # DTB accesses -system.cpu.itb.read_hits 0 # DTB read hits -system.cpu.itb.read_misses 0 # DTB read misses -system.cpu.itb.read_accesses 0 # DTB read accesses -system.cpu.itb.write_hits 0 # DTB write hits -system.cpu.itb.write_misses 0 # DTB write misses -system.cpu.itb.write_accesses 0 # DTB write accesses -system.cpu.itb.hits 0 # DTB hits -system.cpu.itb.misses 0 # DTB misses -system.cpu.itb.accesses 0 # DTB accesses -system.cpu.workload.numSyscalls 45 # Number of system calls -system.cpu.pwrStateResidencyTicks::ON 66743000 # Cumulative time (in ticks) in various power states -system.cpu.numCycles 133487 # number of cpu cycles simulated -system.cpu.numWorkItemsStarted 0 # number of work items this cpu started -system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed -system.cpu.fetch.icacheStallCycles 32821 # Number of cycles fetch is stalled on an Icache miss -system.cpu.fetch.Insts 168943 # Number of instructions fetch has processed -system.cpu.fetch.Branches 40127 # Number of branches that fetch encountered -system.cpu.fetch.predictedBranches 23470 # Number of branches that fetch has predicted taken -system.cpu.fetch.Cycles 44129 # Number of cycles fetch has run and was not squashing or blocked -system.cpu.fetch.SquashCycles 5494 # Number of cycles fetch has spent squashing -system.cpu.fetch.MiscStallCycles 504 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs -system.cpu.fetch.IcacheWaitRetryStallCycles 156 # Number of stall cycles due to full MSHR -system.cpu.fetch.CacheLines 22264 # Number of cache lines fetched -system.cpu.fetch.IcacheSquashes 1272 # Number of outstanding Icache misses that were squashed -system.cpu.fetch.rateDist::samples 80357 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::mean 2.102406 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::stdev 2.833567 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::0 43897 54.63% 54.63% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::1 3425 4.26% 58.89% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::2 6099 7.59% 66.48% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::3 5421 6.75% 73.23% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::4 2445 3.04% 76.27% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::5 6593 8.20% 84.47% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::6 1925 2.40% 86.87% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::7 1654 2.06% 88.93% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::8 8898 11.07% 100.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.rateDist::total 80357 # Number of instructions fetched each cycle (Total) -system.cpu.fetch.branchRate 0.300606 # Number of branch fetches per cycle -system.cpu.fetch.rate 1.265614 # Number of inst fetches per cycle -system.cpu.decode.IdleCycles 33044 # Number of cycles decode is idle -system.cpu.decode.BlockedCycles 11875 # Number of cycles decode is blocked -system.cpu.decode.RunCycles 32363 # Number of cycles decode is running -system.cpu.decode.UnblockCycles 936 # Number of cycles decode is unblocking -system.cpu.decode.SquashCycles 2139 # Number of cycles decode is squashing -system.cpu.decode.BranchResolved 19097 # Number of times decode resolved a branch -system.cpu.decode.BranchMispred 639 # Number of times decode detected a branch misprediction -system.cpu.decode.DecodedInsts 154927 # Number of instructions handled by decode -system.cpu.decode.SquashedInsts 1938 # Number of squashed instructions handled by decode -system.cpu.rename.SquashCycles 2139 # Number of cycles rename is squashing -system.cpu.rename.IdleCycles 34647 # Number of cycles rename is idle -system.cpu.rename.BlockCycles 3538 # Number of cycles rename is blocking -system.cpu.rename.serializeStallCycles 1406 # count of cycles rename stalled for serializing inst -system.cpu.rename.RunCycles 31612 # Number of cycles rename is running -system.cpu.rename.UnblockCycles 7015 # Number of cycles rename is unblocking -system.cpu.rename.RenamedInsts 148450 # Number of instructions processed by rename -system.cpu.rename.ROBFullEvents 21 # Number of times rename has blocked due to ROB full -system.cpu.rename.IQFullEvents 3 # Number of times rename has blocked due to IQ full -system.cpu.rename.LQFullEvents 267 # Number of times rename has blocked due to LQ full -system.cpu.rename.SQFullEvents 6512 # Number of times rename has blocked due to SQ full -system.cpu.rename.RenamedOperands 101534 # Number of destination operands rename has renamed -system.cpu.rename.RenameLookups 195335 # Number of register rename lookups that rename has made -system.cpu.rename.int_rename_lookups 195335 # Number of integer rename lookups -system.cpu.rename.CommittedMaps 76188 # Number of HB maps that are committed -system.cpu.rename.UndoneMaps 25346 # Number of HB maps that are undone due to squashing -system.cpu.rename.serializingInsts 57 # count of serializing insts renamed -system.cpu.rename.tempSerializingInsts 57 # count of temporary serializing insts renamed -system.cpu.rename.skidInsts 3248 # count of insts added to the skid buffer -system.cpu.memDep0.insertedLoads 29003 # Number of loads inserted to the mem dependence unit. -system.cpu.memDep0.insertedStores 22614 # Number of stores inserted to the mem dependence unit. -system.cpu.memDep0.conflictingLoads 628 # Number of conflicting loads. -system.cpu.memDep0.conflictingStores 17 # Number of conflicting stores. -system.cpu.iq.iqInstsAdded 137191 # Number of instructions added to the IQ (excludes non-spec) -system.cpu.iq.iqNonSpecInstsAdded 60 # Number of non-speculative instructions added to the IQ -system.cpu.iq.iqInstsIssued 131006 # Number of instructions issued -system.cpu.iq.iqSquashedInstsIssued 401 # Number of squashed instructions issued -system.cpu.iq.iqSquashedInstsExamined 23957 # Number of squashed instructions iterated over during squash; mainly for profiling -system.cpu.iq.iqSquashedOperandsExamined 13441 # Number of squashed operands that are examined and possibly removed from graph -system.cpu.iq.iqSquashedNonSpecRemoved 13 # Number of squashed non-spec instructions that were removed -system.cpu.iq.issued_per_cycle::samples 80357 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::mean 1.630300 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::stdev 2.012996 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::0 38076 47.38% 47.38% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::1 10267 12.78% 60.16% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::2 8067 10.04% 70.20% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::3 8077 10.05% 80.25% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::4 5915 7.36% 87.61% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::5 4760 5.92% 93.54% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::6 3768 4.69% 98.22% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::7 1110 1.38% 99.61% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::8 317 0.39% 100.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle -system.cpu.iq.issued_per_cycle::total 80357 # Number of insts issued each cycle -system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IntAlu 179 6.20% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::IntMult 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::IntDiv 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatAdd 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCmp 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatCvt 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMult 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatDiv 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMisc 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatSqrt 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAdd 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdAlu 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCmp 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdCvt 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMisc 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMult 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShift 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdSqrt 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 6.20% # attempts to use FU when none available -system.cpu.iq.fu_full::MemRead 1370 47.45% 53.65% # attempts to use FU when none available -system.cpu.iq.fu_full::MemWrite 1338 46.35% 100.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMemRead 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.fu_full::FloatMemWrite 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available -system.cpu.iq.FU_type_0::No_OpClass 45 0.03% 0.03% # Type of FU issued -system.cpu.iq.FU_type_0::IntAlu 81559 62.26% 62.29% # Type of FU issued -system.cpu.iq.FU_type_0::IntMult 129 0.10% 62.39% # Type of FU issued -system.cpu.iq.FU_type_0::IntDiv 30 0.02% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMisc 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.41% # Type of FU issued -system.cpu.iq.FU_type_0::MemRead 27992 21.37% 83.78% # Type of FU issued -system.cpu.iq.FU_type_0::MemWrite 21251 16.22% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMemRead 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::FloatMemWrite 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued -system.cpu.iq.FU_type_0::total 131006 # Type of FU issued -system.cpu.iq.rate 0.981414 # Inst issue rate -system.cpu.iq.fu_busy_cnt 2887 # FU busy when requested -system.cpu.iq.fu_busy_rate 0.022037 # FU busy rate (busy events/executed inst) -system.cpu.iq.int_inst_queue_reads 345657 # Number of integer instruction queue reads -system.cpu.iq.int_inst_queue_writes 161246 # Number of integer instruction queue writes -system.cpu.iq.int_inst_queue_wakeup_accesses 125018 # Number of integer instruction queue wakeup accesses -system.cpu.iq.fp_inst_queue_reads 0 # Number of floating instruction queue reads -system.cpu.iq.fp_inst_queue_writes 0 # Number of floating instruction queue writes -system.cpu.iq.fp_inst_queue_wakeup_accesses 0 # Number of floating instruction queue wakeup accesses -system.cpu.iq.int_alu_accesses 133848 # Number of integer alu accesses -system.cpu.iq.fp_alu_accesses 0 # Number of floating point alu accesses -system.cpu.iew.lsq.thread0.forwLoads 2541 # Number of loads that had data forwarded from stores -system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address -system.cpu.iew.lsq.thread0.squashedLoads 5223 # Number of loads squashed -system.cpu.iew.lsq.thread0.ignoredResponses 6 # Number of memory responses ignored because the instruction is squashed -system.cpu.iew.lsq.thread0.memOrderViolation 35 # Number of memory ordering violations -system.cpu.iew.lsq.thread0.squashedStores 2902 # Number of stores squashed -system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address -system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding -system.cpu.iew.lsq.thread0.rescheduledLoads 4 # Number of loads that were rescheduled -system.cpu.iew.lsq.thread0.cacheBlocked 101 # Number of times an access to memory failed due to the cache being blocked -system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle -system.cpu.iew.iewSquashCycles 2139 # Number of cycles IEW is squashing -system.cpu.iew.iewBlockCycles 2305 # Number of cycles IEW is blocking -system.cpu.iew.iewUnblockCycles 218 # Number of cycles IEW is unblocking -system.cpu.iew.iewDispatchedInsts 137249 # Number of instructions dispatched to IQ -system.cpu.iew.iewDispSquashedInsts 965 # Number of squashed instructions skipped by dispatch -system.cpu.iew.iewDispLoadInsts 29003 # Number of dispatched load instructions -system.cpu.iew.iewDispStoreInsts 22614 # Number of dispatched store instructions -system.cpu.iew.iewDispNonSpecInsts 58 # Number of dispatched non-speculative instructions -system.cpu.iew.iewIQFullEvents 0 # Number of times the IQ has become full, causing a stall -system.cpu.iew.iewLSQFullEvents 224 # Number of times the LSQ has become full, causing a stall -system.cpu.iew.memOrderViolationEvents 35 # Number of memory order violations -system.cpu.iew.predictedTakenIncorrect 498 # Number of branches that were predicted taken incorrectly -system.cpu.iew.predictedNotTakenIncorrect 1896 # Number of branches that were predicted not taken incorrectly -system.cpu.iew.branchMispredicts 2394 # Number of branch mispredicts detected at execute -system.cpu.iew.iewExecutedInsts 126750 # Number of executed instructions -system.cpu.iew.iewExecLoadInsts 27173 # Number of load instructions executed -system.cpu.iew.iewExecSquashedInsts 4256 # Number of squashed instructions skipped in execute -system.cpu.iew.exec_swp 0 # number of swp insts executed -system.cpu.iew.exec_nop 0 # number of nop insts executed -system.cpu.iew.exec_refs 47912 # number of memory reference insts executed -system.cpu.iew.exec_branches 29064 # Number of branches executed -system.cpu.iew.exec_stores 20739 # Number of stores executed -system.cpu.iew.exec_rate 0.949531 # Inst execution rate -system.cpu.iew.wb_sent 125653 # cumulative count of insts sent to commit -system.cpu.iew.wb_count 125018 # cumulative count of insts written-back -system.cpu.iew.wb_producers 49237 # num instructions producing a value -system.cpu.iew.wb_consumers 72853 # num instructions consuming a value -system.cpu.iew.wb_rate 0.936556 # insts written-back per cycle -system.cpu.iew.wb_fanout 0.675840 # average fanout of values written-back -system.cpu.commit.commitSquashedInsts 23968 # The number of squashed insts skipped by commit -system.cpu.commit.commitNonSpecStalls 45 # The number of times commit has been forced to stall to communicate backwards -system.cpu.commit.branchMispredicts 2069 # The number of times a branch was mispredicted -system.cpu.commit.committed_per_cycle::samples 75913 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::mean 1.492379 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::stdev 2.297345 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::0 42174 55.56% 55.56% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::1 10790 14.21% 69.77% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::2 5413 7.13% 76.90% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::3 4064 5.35% 82.25% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::4 3292 4.34% 86.59% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::5 3056 4.03% 90.62% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::6 2525 3.33% 93.94% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::7 907 1.19% 95.14% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::8 3692 4.86% 100.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle -system.cpu.commit.committed_per_cycle::total 75913 # Number of insts commited each cycle -system.cpu.commit.committedInsts 113291 # Number of instructions committed -system.cpu.commit.committedOps 113291 # Number of ops (including micro ops) committed -system.cpu.commit.swp_count 0 # Number of s/w prefetches committed -system.cpu.commit.refs 43492 # Number of memory references committed -system.cpu.commit.loads 23780 # Number of loads committed -system.cpu.commit.membars 0 # Number of memory barriers committed -system.cpu.commit.branches 25920 # Number of branches committed -system.cpu.commit.fp_insts 0 # Number of committed floating point instructions. -system.cpu.commit.int_insts 113291 # Number of committed integer instructions. -system.cpu.commit.function_calls 8529 # Number of function calls committed. -system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction -system.cpu.commit.op_class_0::IntAlu 69651 61.48% 61.48% # Class of committed instruction -system.cpu.commit.op_class_0::IntMult 122 0.11% 61.59% # Class of committed instruction -system.cpu.commit.op_class_0::IntDiv 26 0.02% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::FloatAdd 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::FloatCmp 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::FloatCvt 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::FloatMult 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::FloatDiv 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::FloatMisc 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdAdd 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdAlu 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdCmp 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdCvt 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdMisc 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdMult 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdShift 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 61.61% # Class of committed instruction -system.cpu.commit.op_class_0::MemRead 23780 20.99% 82.60% # Class of committed instruction -system.cpu.commit.op_class_0::MemWrite 19712 17.40% 100.00% # Class of committed instruction -system.cpu.commit.op_class_0::FloatMemRead 0 0.00% 100.00% # Class of committed instruction -system.cpu.commit.op_class_0::FloatMemWrite 0 0.00% 100.00% # Class of committed instruction -system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction -system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction -system.cpu.commit.op_class_0::total 113291 # Class of committed instruction -system.cpu.commit.bw_lim_events 3692 # number cycles where commit BW limit reached -system.cpu.rob.rob_reads 208895 # The number of ROB reads -system.cpu.rob.rob_writes 279024 # The number of ROB writes -system.cpu.timesIdled 415 # Number of times that the entire CPU went into an idle state and unscheduled itself -system.cpu.idleCycles 53130 # Total number of cycles that the CPU has spent unscheduled due to idling -system.cpu.committedInsts 113291 # Number of Instructions Simulated -system.cpu.committedOps 113291 # Number of Ops (including micro ops) Simulated -system.cpu.cpi 1.178267 # CPI: Cycles Per Instruction -system.cpu.cpi_total 1.178267 # CPI: Total CPI of All Threads -system.cpu.ipc 0.848704 # IPC: Instructions Per Cycle -system.cpu.ipc_total 0.848704 # IPC: Total IPC of All Threads -system.cpu.int_regfile_reads 166268 # number of integer regfile reads -system.cpu.int_regfile_writes 85929 # number of integer regfile writes -system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 66743000 # Cumulative time (in ticks) in various power states -system.cpu.dcache.tags.replacements 0 # number of replacements -system.cpu.dcache.tags.tagsinuse 217.985310 # Cycle average of tags in use -system.cpu.dcache.tags.total_refs 42417 # Total number of references to valid blocks. -system.cpu.dcache.tags.sampled_refs 265 # Sample count of references to valid blocks. -system.cpu.dcache.tags.avg_refs 160.064151 # Average number of references to valid blocks. -system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.dcache.tags.occ_blocks::cpu.data 217.985310 # Average occupied blocks per requestor -system.cpu.dcache.tags.occ_percent::cpu.data 0.053219 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_percent::total 0.053219 # Average percentage of cache occupancy -system.cpu.dcache.tags.occ_task_id_blocks::1024 265 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::0 8 # Occupied blocks per task id -system.cpu.dcache.tags.age_task_id_blocks_1024::1 257 # Occupied blocks per task id -system.cpu.dcache.tags.occ_task_id_percent::1024 0.064697 # Percentage of cache occupancy per task id -system.cpu.dcache.tags.tag_accesses 88517 # Number of tag accesses -system.cpu.dcache.tags.data_accesses 88517 # Number of data accesses -system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 66743000 # Cumulative time (in ticks) in various power states -system.cpu.dcache.ReadReq_hits::cpu.data 24171 # number of ReadReq hits -system.cpu.dcache.ReadReq_hits::total 24171 # number of ReadReq hits -system.cpu.dcache.WriteReq_hits::cpu.data 18246 # number of WriteReq hits -system.cpu.dcache.WriteReq_hits::total 18246 # number of WriteReq hits -system.cpu.dcache.demand_hits::cpu.data 42417 # number of demand (read+write) hits -system.cpu.dcache.demand_hits::total 42417 # number of demand (read+write) hits -system.cpu.dcache.overall_hits::cpu.data 42417 # number of overall hits -system.cpu.dcache.overall_hits::total 42417 # number of overall hits -system.cpu.dcache.ReadReq_misses::cpu.data 243 # number of ReadReq misses -system.cpu.dcache.ReadReq_misses::total 243 # number of ReadReq misses -system.cpu.dcache.WriteReq_misses::cpu.data 1466 # number of WriteReq misses -system.cpu.dcache.WriteReq_misses::total 1466 # number of WriteReq misses -system.cpu.dcache.demand_misses::cpu.data 1709 # number of demand (read+write) misses -system.cpu.dcache.demand_misses::total 1709 # number of demand (read+write) misses -system.cpu.dcache.overall_misses::cpu.data 1709 # number of overall misses -system.cpu.dcache.overall_misses::total 1709 # number of overall misses -system.cpu.dcache.ReadReq_miss_latency::cpu.data 20232000 # number of ReadReq miss cycles -system.cpu.dcache.ReadReq_miss_latency::total 20232000 # number of ReadReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::cpu.data 95961940 # number of WriteReq miss cycles -system.cpu.dcache.WriteReq_miss_latency::total 95961940 # number of WriteReq miss cycles -system.cpu.dcache.demand_miss_latency::cpu.data 116193940 # number of demand (read+write) miss cycles -system.cpu.dcache.demand_miss_latency::total 116193940 # number of demand (read+write) miss cycles -system.cpu.dcache.overall_miss_latency::cpu.data 116193940 # number of overall miss cycles -system.cpu.dcache.overall_miss_latency::total 116193940 # number of overall miss cycles -system.cpu.dcache.ReadReq_accesses::cpu.data 24414 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.ReadReq_accesses::total 24414 # number of ReadReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::cpu.data 19712 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.WriteReq_accesses::total 19712 # number of WriteReq accesses(hits+misses) -system.cpu.dcache.demand_accesses::cpu.data 44126 # number of demand (read+write) accesses -system.cpu.dcache.demand_accesses::total 44126 # number of demand (read+write) accesses -system.cpu.dcache.overall_accesses::cpu.data 44126 # number of overall (read+write) accesses -system.cpu.dcache.overall_accesses::total 44126 # number of overall (read+write) accesses -system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.009953 # miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_miss_rate::total 0.009953 # miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.074371 # miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_miss_rate::total 0.074371 # miss rate for WriteReq accesses -system.cpu.dcache.demand_miss_rate::cpu.data 0.038730 # miss rate for demand accesses -system.cpu.dcache.demand_miss_rate::total 0.038730 # miss rate for demand accesses -system.cpu.dcache.overall_miss_rate::cpu.data 0.038730 # miss rate for overall accesses -system.cpu.dcache.overall_miss_rate::total 0.038730 # miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 83259.259259 # average ReadReq miss latency -system.cpu.dcache.ReadReq_avg_miss_latency::total 83259.259259 # average ReadReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 65458.349250 # average WriteReq miss latency -system.cpu.dcache.WriteReq_avg_miss_latency::total 65458.349250 # average WriteReq miss latency -system.cpu.dcache.demand_avg_miss_latency::cpu.data 67989.432417 # average overall miss latency -system.cpu.dcache.demand_avg_miss_latency::total 67989.432417 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::cpu.data 67989.432417 # average overall miss latency -system.cpu.dcache.overall_avg_miss_latency::total 67989.432417 # average overall miss latency -system.cpu.dcache.blocked_cycles::no_mshrs 5526 # number of cycles access was blocked -system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.blocked::no_mshrs 63 # number of cycles access was blocked -system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.dcache.avg_blocked_cycles::no_mshrs 87.714286 # average number of cycles each access was blocked -system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.dcache.ReadReq_mshr_hits::cpu.data 173 # number of ReadReq MSHR hits -system.cpu.dcache.ReadReq_mshr_hits::total 173 # number of ReadReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1269 # number of WriteReq MSHR hits -system.cpu.dcache.WriteReq_mshr_hits::total 1269 # number of WriteReq MSHR hits -system.cpu.dcache.demand_mshr_hits::cpu.data 1442 # number of demand (read+write) MSHR hits -system.cpu.dcache.demand_mshr_hits::total 1442 # number of demand (read+write) MSHR hits -system.cpu.dcache.overall_mshr_hits::cpu.data 1442 # number of overall MSHR hits -system.cpu.dcache.overall_mshr_hits::total 1442 # number of overall MSHR hits -system.cpu.dcache.ReadReq_mshr_misses::cpu.data 70 # number of ReadReq MSHR misses -system.cpu.dcache.ReadReq_mshr_misses::total 70 # number of ReadReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::cpu.data 197 # number of WriteReq MSHR misses -system.cpu.dcache.WriteReq_mshr_misses::total 197 # number of WriteReq MSHR misses -system.cpu.dcache.demand_mshr_misses::cpu.data 267 # number of demand (read+write) MSHR misses -system.cpu.dcache.demand_mshr_misses::total 267 # number of demand (read+write) MSHR misses -system.cpu.dcache.overall_mshr_misses::cpu.data 267 # number of overall MSHR misses -system.cpu.dcache.overall_mshr_misses::total 267 # number of overall MSHR misses -system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6391500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_latency::total 6391500 # number of ReadReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 15709000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.WriteReq_mshr_miss_latency::total 15709000 # number of WriteReq MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::cpu.data 22100500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.demand_mshr_miss_latency::total 22100500 # number of demand (read+write) MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::cpu.data 22100500 # number of overall MSHR miss cycles -system.cpu.dcache.overall_mshr_miss_latency::total 22100500 # number of overall MSHR miss cycles -system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002867 # mshr miss rate for ReadReq accesses -system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002867 # mshr miss rate for ReadReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009994 # mshr miss rate for WriteReq accesses -system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009994 # mshr miss rate for WriteReq accesses -system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006051 # mshr miss rate for demand accesses -system.cpu.dcache.demand_mshr_miss_rate::total 0.006051 # mshr miss rate for demand accesses -system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006051 # mshr miss rate for overall accesses -system.cpu.dcache.overall_mshr_miss_rate::total 0.006051 # mshr miss rate for overall accesses -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 91307.142857 # average ReadReq mshr miss latency -system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 91307.142857 # average ReadReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79741.116751 # average WriteReq mshr miss latency -system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79741.116751 # average WriteReq mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 82773.408240 # average overall mshr miss latency -system.cpu.dcache.demand_avg_mshr_miss_latency::total 82773.408240 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 82773.408240 # average overall mshr miss latency -system.cpu.dcache.overall_avg_mshr_miss_latency::total 82773.408240 # average overall mshr miss latency -system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 66743000 # Cumulative time (in ticks) in various power states -system.cpu.icache.tags.replacements 16 # number of replacements -system.cpu.icache.tags.tagsinuse 390.093191 # Cycle average of tags in use -system.cpu.icache.tags.total_refs 21217 # Total number of references to valid blocks. -system.cpu.icache.tags.sampled_refs 773 # Sample count of references to valid blocks. -system.cpu.icache.tags.avg_refs 27.447607 # Average number of references to valid blocks. -system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.icache.tags.occ_blocks::cpu.inst 390.093191 # Average occupied blocks per requestor -system.cpu.icache.tags.occ_percent::cpu.inst 0.190475 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_percent::total 0.190475 # Average percentage of cache occupancy -system.cpu.icache.tags.occ_task_id_blocks::1024 757 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::0 79 # Occupied blocks per task id -system.cpu.icache.tags.age_task_id_blocks_1024::1 678 # Occupied blocks per task id -system.cpu.icache.tags.occ_task_id_percent::1024 0.369629 # Percentage of cache occupancy per task id -system.cpu.icache.tags.tag_accesses 45285 # Number of tag accesses -system.cpu.icache.tags.data_accesses 45285 # Number of data accesses -system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 66743000 # Cumulative time (in ticks) in various power states -system.cpu.icache.ReadReq_hits::cpu.inst 21217 # number of ReadReq hits -system.cpu.icache.ReadReq_hits::total 21217 # number of ReadReq hits -system.cpu.icache.demand_hits::cpu.inst 21217 # number of demand (read+write) hits -system.cpu.icache.demand_hits::total 21217 # number of demand (read+write) hits -system.cpu.icache.overall_hits::cpu.inst 21217 # number of overall hits -system.cpu.icache.overall_hits::total 21217 # number of overall hits -system.cpu.icache.ReadReq_misses::cpu.inst 1039 # number of ReadReq misses -system.cpu.icache.ReadReq_misses::total 1039 # number of ReadReq misses -system.cpu.icache.demand_misses::cpu.inst 1039 # number of demand (read+write) misses -system.cpu.icache.demand_misses::total 1039 # number of demand (read+write) misses -system.cpu.icache.overall_misses::cpu.inst 1039 # number of overall misses -system.cpu.icache.overall_misses::total 1039 # number of overall misses -system.cpu.icache.ReadReq_miss_latency::cpu.inst 81350998 # number of ReadReq miss cycles -system.cpu.icache.ReadReq_miss_latency::total 81350998 # number of ReadReq miss cycles -system.cpu.icache.demand_miss_latency::cpu.inst 81350998 # number of demand (read+write) miss cycles -system.cpu.icache.demand_miss_latency::total 81350998 # number of demand (read+write) miss cycles -system.cpu.icache.overall_miss_latency::cpu.inst 81350998 # number of overall miss cycles -system.cpu.icache.overall_miss_latency::total 81350998 # number of overall miss cycles -system.cpu.icache.ReadReq_accesses::cpu.inst 22256 # number of ReadReq accesses(hits+misses) -system.cpu.icache.ReadReq_accesses::total 22256 # number of ReadReq accesses(hits+misses) -system.cpu.icache.demand_accesses::cpu.inst 22256 # number of demand (read+write) accesses -system.cpu.icache.demand_accesses::total 22256 # number of demand (read+write) accesses -system.cpu.icache.overall_accesses::cpu.inst 22256 # number of overall (read+write) accesses -system.cpu.icache.overall_accesses::total 22256 # number of overall (read+write) accesses -system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.046684 # miss rate for ReadReq accesses -system.cpu.icache.ReadReq_miss_rate::total 0.046684 # miss rate for ReadReq accesses -system.cpu.icache.demand_miss_rate::cpu.inst 0.046684 # miss rate for demand accesses -system.cpu.icache.demand_miss_rate::total 0.046684 # miss rate for demand accesses -system.cpu.icache.overall_miss_rate::cpu.inst 0.046684 # miss rate for overall accesses -system.cpu.icache.overall_miss_rate::total 0.046684 # miss rate for overall accesses -system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 78297.399423 # average ReadReq miss latency -system.cpu.icache.ReadReq_avg_miss_latency::total 78297.399423 # average ReadReq miss latency -system.cpu.icache.demand_avg_miss_latency::cpu.inst 78297.399423 # average overall miss latency -system.cpu.icache.demand_avg_miss_latency::total 78297.399423 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::cpu.inst 78297.399423 # average overall miss latency -system.cpu.icache.overall_avg_miss_latency::total 78297.399423 # average overall miss latency -system.cpu.icache.blocked_cycles::no_mshrs 2508 # number of cycles access was blocked -system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.icache.blocked::no_mshrs 37 # number of cycles access was blocked -system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.icache.avg_blocked_cycles::no_mshrs 67.783784 # average number of cycles each access was blocked -system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.icache.writebacks::writebacks 16 # number of writebacks -system.cpu.icache.writebacks::total 16 # number of writebacks -system.cpu.icache.ReadReq_mshr_hits::cpu.inst 266 # number of ReadReq MSHR hits -system.cpu.icache.ReadReq_mshr_hits::total 266 # number of ReadReq MSHR hits -system.cpu.icache.demand_mshr_hits::cpu.inst 266 # number of demand (read+write) MSHR hits -system.cpu.icache.demand_mshr_hits::total 266 # number of demand (read+write) MSHR hits -system.cpu.icache.overall_mshr_hits::cpu.inst 266 # number of overall MSHR hits -system.cpu.icache.overall_mshr_hits::total 266 # number of overall MSHR hits -system.cpu.icache.ReadReq_mshr_misses::cpu.inst 773 # number of ReadReq MSHR misses -system.cpu.icache.ReadReq_mshr_misses::total 773 # number of ReadReq MSHR misses -system.cpu.icache.demand_mshr_misses::cpu.inst 773 # number of demand (read+write) MSHR misses -system.cpu.icache.demand_mshr_misses::total 773 # number of demand (read+write) MSHR misses -system.cpu.icache.overall_mshr_misses::cpu.inst 773 # number of overall MSHR misses -system.cpu.icache.overall_mshr_misses::total 773 # number of overall MSHR misses -system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 65540000 # number of ReadReq MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_latency::total 65540000 # number of ReadReq MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::cpu.inst 65540000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.demand_mshr_miss_latency::total 65540000 # number of demand (read+write) MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::cpu.inst 65540000 # number of overall MSHR miss cycles -system.cpu.icache.overall_mshr_miss_latency::total 65540000 # number of overall MSHR miss cycles -system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.034732 # mshr miss rate for ReadReq accesses -system.cpu.icache.ReadReq_mshr_miss_rate::total 0.034732 # mshr miss rate for ReadReq accesses -system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.034732 # mshr miss rate for demand accesses -system.cpu.icache.demand_mshr_miss_rate::total 0.034732 # mshr miss rate for demand accesses -system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.034732 # mshr miss rate for overall accesses -system.cpu.icache.overall_mshr_miss_rate::total 0.034732 # mshr miss rate for overall accesses -system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84786.545925 # average ReadReq mshr miss latency -system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84786.545925 # average ReadReq mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84786.545925 # average overall mshr miss latency -system.cpu.icache.demand_avg_mshr_miss_latency::total 84786.545925 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84786.545925 # average overall mshr miss latency -system.cpu.icache.overall_avg_mshr_miss_latency::total 84786.545925 # average overall mshr miss latency -system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 66743000 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.tags.replacements 0 # number of replacements -system.cpu.l2cache.tags.tagsinuse 612.540827 # Cycle average of tags in use -system.cpu.l2cache.tags.total_refs 16 # Total number of references to valid blocks. -system.cpu.l2cache.tags.sampled_refs 1037 # Sample count of references to valid blocks. -system.cpu.l2cache.tags.avg_refs 0.015429 # Average number of references to valid blocks. -system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit. -system.cpu.l2cache.tags.occ_blocks::cpu.inst 394.513827 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_blocks::cpu.data 218.027000 # Average occupied blocks per requestor -system.cpu.l2cache.tags.occ_percent::cpu.inst 0.012040 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::cpu.data 0.006654 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_percent::total 0.018693 # Average percentage of cache occupancy -system.cpu.l2cache.tags.occ_task_id_blocks::1024 1037 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::0 87 # Occupied blocks per task id -system.cpu.l2cache.tags.age_task_id_blocks_1024::1 950 # Occupied blocks per task id -system.cpu.l2cache.tags.occ_task_id_percent::1024 0.031647 # Percentage of cache occupancy per task id -system.cpu.l2cache.tags.tag_accesses 9477 # Number of tag accesses -system.cpu.l2cache.tags.data_accesses 9477 # Number of data accesses -system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 66743000 # Cumulative time (in ticks) in various power states -system.cpu.l2cache.WritebackClean_hits::writebacks 16 # number of WritebackClean hits -system.cpu.l2cache.WritebackClean_hits::total 16 # number of WritebackClean hits -system.cpu.l2cache.ReadExReq_misses::cpu.data 197 # number of ReadExReq misses -system.cpu.l2cache.ReadExReq_misses::total 197 # number of ReadExReq misses -system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 772 # number of ReadCleanReq misses -system.cpu.l2cache.ReadCleanReq_misses::total 772 # number of ReadCleanReq misses -system.cpu.l2cache.ReadSharedReq_misses::cpu.data 70 # number of ReadSharedReq misses -system.cpu.l2cache.ReadSharedReq_misses::total 70 # number of ReadSharedReq misses -system.cpu.l2cache.demand_misses::cpu.inst 772 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::cpu.data 267 # number of demand (read+write) misses -system.cpu.l2cache.demand_misses::total 1039 # number of demand (read+write) misses -system.cpu.l2cache.overall_misses::cpu.inst 772 # number of overall misses -system.cpu.l2cache.overall_misses::cpu.data 267 # number of overall misses -system.cpu.l2cache.overall_misses::total 1039 # number of overall misses -system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 15413500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadExReq_miss_latency::total 15413500 # number of ReadExReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 64376500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadCleanReq_miss_latency::total 64376500 # number of ReadCleanReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 6288000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.ReadSharedReq_miss_latency::total 6288000 # number of ReadSharedReq miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.inst 64376500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::cpu.data 21701500 # number of demand (read+write) miss cycles -system.cpu.l2cache.demand_miss_latency::total 86078000 # number of demand (read+write) miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.inst 64376500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::cpu.data 21701500 # number of overall miss cycles -system.cpu.l2cache.overall_miss_latency::total 86078000 # number of overall miss cycles -system.cpu.l2cache.WritebackClean_accesses::writebacks 16 # number of WritebackClean accesses(hits+misses) -system.cpu.l2cache.WritebackClean_accesses::total 16 # number of WritebackClean accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::cpu.data 197 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadExReq_accesses::total 197 # number of ReadExReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 772 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadCleanReq_accesses::total 772 # number of ReadCleanReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 70 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.ReadSharedReq_accesses::total 70 # number of ReadSharedReq accesses(hits+misses) -system.cpu.l2cache.demand_accesses::cpu.inst 772 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::cpu.data 267 # number of demand (read+write) accesses -system.cpu.l2cache.demand_accesses::total 1039 # number of demand (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.inst 772 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::cpu.data 267 # number of overall (read+write) accesses -system.cpu.l2cache.overall_accesses::total 1039 # number of overall (read+write) accesses -system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_miss_rate::total 1 # miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 1 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_miss_rate::total 1 # miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 1 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_miss_rate::total 1 # miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_miss_rate::cpu.inst 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::cpu.data 1 # miss rate for demand accesses -system.cpu.l2cache.demand_miss_rate::total 1 # miss rate for demand accesses -system.cpu.l2cache.overall_miss_rate::cpu.inst 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::cpu.data 1 # miss rate for overall accesses -system.cpu.l2cache.overall_miss_rate::total 1 # miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78241.116751 # average ReadExReq miss latency -system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78241.116751 # average ReadExReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 83389.248705 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 83389.248705 # average ReadCleanReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 89828.571429 # average ReadSharedReq miss latency -system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 89828.571429 # average ReadSharedReq miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 83389.248705 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81279.026217 # average overall miss latency -system.cpu.l2cache.demand_avg_miss_latency::total 82846.968239 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 83389.248705 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81279.026217 # average overall miss latency -system.cpu.l2cache.overall_avg_miss_latency::total 82846.968239 # average overall miss latency -system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked -system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked -system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked -system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked -system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 197 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadExReq_mshr_misses::total 197 # number of ReadExReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 772 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadCleanReq_mshr_misses::total 772 # number of ReadCleanReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 70 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.ReadSharedReq_mshr_misses::total 70 # number of ReadSharedReq MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.inst 772 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::cpu.data 267 # number of demand (read+write) MSHR misses -system.cpu.l2cache.demand_mshr_misses::total 1039 # number of demand (read+write) MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.inst 772 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::cpu.data 267 # number of overall MSHR misses -system.cpu.l2cache.overall_mshr_misses::total 1039 # number of overall MSHR misses -system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 13443500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 13443500 # number of ReadExReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 56656500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 56656500 # number of ReadCleanReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 5608000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 5608000 # number of ReadSharedReq MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 56656500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 19051500 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.demand_mshr_miss_latency::total 75708000 # number of demand (read+write) MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 56656500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 19051500 # number of overall MSHR miss cycles -system.cpu.l2cache.overall_mshr_miss_latency::total 75708000 # number of overall MSHR miss cycles -system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 # mshr miss rate for ReadExReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 1 # mshr miss rate for ReadCleanReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 1 # mshr miss rate for ReadSharedReq accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 1 # mshr miss rate for demand accesses -system.cpu.l2cache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 1 # mshr miss rate for overall accesses -system.cpu.l2cache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68241.116751 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68241.116751 # average ReadExReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73389.248705 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 73389.248705 # average ReadCleanReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 80114.285714 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 80114.285714 # average ReadSharedReq mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 73389.248705 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 71353.932584 # average overall mshr miss latency -system.cpu.l2cache.demand_avg_mshr_miss_latency::total 72866.217517 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 73389.248705 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 71353.932584 # average overall mshr miss latency -system.cpu.l2cache.overall_avg_mshr_miss_latency::total 72866.217517 # average overall mshr miss latency -system.cpu.toL2Bus.snoop_filter.tot_requests 1056 # Total number of requests made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_requests 17 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. -system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 66743000 # Cumulative time (in ticks) in various power states -system.cpu.toL2Bus.trans_dist::ReadResp 841 # Transaction distribution -system.cpu.toL2Bus.trans_dist::WritebackClean 16 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExReq 197 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadExResp 197 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadCleanReq 773 # Transaction distribution -system.cpu.toL2Bus.trans_dist::ReadSharedReq 70 # Transaction distribution -system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1561 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 532 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_count::total 2093 # Packet count per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 50432 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 16960 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.pkt_size::total 67392 # Cumulative packet size per connected master and slave (bytes) -system.cpu.toL2Bus.snoops 1 # Total snoops (count) -system.cpu.toL2Bus.snoopTraffic 64 # Total snoop traffic (bytes) -system.cpu.toL2Bus.snoop_fanout::samples 1040 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::mean 0.000962 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::stdev 0.031009 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::0 1039 99.90% 99.90% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::1 1 0.10% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram -system.cpu.toL2Bus.snoop_fanout::total 1040 # Request fanout histogram -system.cpu.toL2Bus.reqLayer0.occupancy 544000 # Layer occupancy (ticks) -system.cpu.toL2Bus.reqLayer0.utilization 0.8 # Layer utilization (%) -system.cpu.toL2Bus.respLayer0.occupancy 1159500 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer0.utilization 1.7 # Layer utilization (%) -system.cpu.toL2Bus.respLayer1.occupancy 397500 # Layer occupancy (ticks) -system.cpu.toL2Bus.respLayer1.utilization 0.6 # Layer utilization (%) -system.membus.snoop_filter.tot_requests 1038 # Total number of requests made to the snoop filter. -system.membus.snoop_filter.hit_single_requests 0 # Number of requests hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_requests 0 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter. -system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data. -system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. -system.membus.pwrStateResidencyTicks::UNDEFINED 66743000 # Cumulative time (in ticks) in various power states -system.membus.trans_dist::ReadResp 840 # Transaction distribution -system.membus.trans_dist::ReadExReq 197 # Transaction distribution -system.membus.trans_dist::ReadExResp 197 # Transaction distribution -system.membus.trans_dist::ReadSharedReq 841 # Transaction distribution -system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 2075 # Packet count per connected master and slave (bytes) -system.membus.pkt_count::total 2075 # Packet count per connected master and slave (bytes) -system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 66368 # Cumulative packet size per connected master and slave (bytes) -system.membus.pkt_size::total 66368 # Cumulative packet size per connected master and slave (bytes) -system.membus.snoops 0 # Total snoops (count) -system.membus.snoopTraffic 0 # Total snoop traffic (bytes) -system.membus.snoop_fanout::samples 1038 # Request fanout histogram -system.membus.snoop_fanout::mean 0 # Request fanout histogram -system.membus.snoop_fanout::stdev 0 # Request fanout histogram -system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram -system.membus.snoop_fanout::0 1038 100.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram -system.membus.snoop_fanout::min_value 0 # Request fanout histogram -system.membus.snoop_fanout::max_value 0 # Request fanout histogram -system.membus.snoop_fanout::total 1038 # Request fanout histogram -system.membus.reqLayer0.occupancy 1251500 # Layer occupancy (ticks) -system.membus.reqLayer0.utilization 1.9 # Layer utilization (%) -system.membus.respLayer1.occupancy 5471250 # Layer occupancy (ticks) -system.membus.respLayer1.utilization 8.2 # Layer utilization (%) +sim_seconds 0.000124 +sim_ticks 124491500 +final_tick 124491500 +sim_freq 1000000000000 +host_inst_rate 5956 +host_op_rate 5968 +host_tick_rate 6896930 +host_mem_usage 272248 +host_seconds 18.05 +sim_insts 107505 +sim_ops 107717 +system.voltage_domain.voltage 1 +system.clk_domain.clock 1000 +system.physmem.pwrStateResidencyTicks::UNDEFINED 124491500 +system.physmem.bytes_read::cpu.inst 55232 +system.physmem.bytes_read::cpu.data 29568 +system.physmem.bytes_read::total 84800 +system.physmem.bytes_inst_read::cpu.inst 55232 +system.physmem.bytes_inst_read::total 55232 +system.physmem.num_reads::cpu.inst 863 +system.physmem.num_reads::cpu.data 462 +system.physmem.num_reads::total 1325 +system.physmem.bw_read::cpu.inst 443660812 +system.physmem.bw_read::cpu.data 237510191 +system.physmem.bw_read::total 681171004 +system.physmem.bw_inst_read::cpu.inst 443660812 +system.physmem.bw_inst_read::total 443660812 +system.physmem.bw_total::cpu.inst 443660812 +system.physmem.bw_total::cpu.data 237510191 +system.physmem.bw_total::total 681171004 +system.physmem.readReqs 1325 +system.physmem.writeReqs 0 +system.physmem.readBursts 1325 +system.physmem.writeBursts 0 +system.physmem.bytesReadDRAM 84800 +system.physmem.bytesReadWrQ 0 +system.physmem.bytesWritten 0 +system.physmem.bytesReadSys 84800 +system.physmem.bytesWrittenSys 0 +system.physmem.servicedByWrQ 0 +system.physmem.mergedWrBursts 0 +system.physmem.neitherReadNorWriteReqs 0 +system.physmem.perBankRdBursts::0 160 +system.physmem.perBankRdBursts::1 75 +system.physmem.perBankRdBursts::2 130 +system.physmem.perBankRdBursts::3 69 +system.physmem.perBankRdBursts::4 28 +system.physmem.perBankRdBursts::5 73 +system.physmem.perBankRdBursts::6 30 +system.physmem.perBankRdBursts::7 36 +system.physmem.perBankRdBursts::8 80 +system.physmem.perBankRdBursts::9 128 +system.physmem.perBankRdBursts::10 170 +system.physmem.perBankRdBursts::11 139 +system.physmem.perBankRdBursts::12 54 +system.physmem.perBankRdBursts::13 52 +system.physmem.perBankRdBursts::14 50 +system.physmem.perBankRdBursts::15 51 +system.physmem.perBankWrBursts::0 0 +system.physmem.perBankWrBursts::1 0 +system.physmem.perBankWrBursts::2 0 +system.physmem.perBankWrBursts::3 0 +system.physmem.perBankWrBursts::4 0 +system.physmem.perBankWrBursts::5 0 +system.physmem.perBankWrBursts::6 0 +system.physmem.perBankWrBursts::7 0 +system.physmem.perBankWrBursts::8 0 +system.physmem.perBankWrBursts::9 0 +system.physmem.perBankWrBursts::10 0 +system.physmem.perBankWrBursts::11 0 +system.physmem.perBankWrBursts::12 0 +system.physmem.perBankWrBursts::13 0 +system.physmem.perBankWrBursts::14 0 +system.physmem.perBankWrBursts::15 0 +system.physmem.numRdRetry 0 +system.physmem.numWrRetry 0 +system.physmem.totGap 124370500 +system.physmem.readPktSize::0 0 +system.physmem.readPktSize::1 0 +system.physmem.readPktSize::2 0 +system.physmem.readPktSize::3 0 +system.physmem.readPktSize::4 0 +system.physmem.readPktSize::5 0 +system.physmem.readPktSize::6 1325 +system.physmem.writePktSize::0 0 +system.physmem.writePktSize::1 0 +system.physmem.writePktSize::2 0 +system.physmem.writePktSize::3 0 +system.physmem.writePktSize::4 0 +system.physmem.writePktSize::5 0 +system.physmem.writePktSize::6 0 +system.physmem.rdQLenPdf::0 795 +system.physmem.rdQLenPdf::1 342 +system.physmem.rdQLenPdf::2 133 +system.physmem.rdQLenPdf::3 44 +system.physmem.rdQLenPdf::4 10 +system.physmem.rdQLenPdf::5 1 +system.physmem.rdQLenPdf::6 0 +system.physmem.rdQLenPdf::7 0 +system.physmem.rdQLenPdf::8 0 +system.physmem.rdQLenPdf::9 0 +system.physmem.rdQLenPdf::10 0 +system.physmem.rdQLenPdf::11 0 +system.physmem.rdQLenPdf::12 0 +system.physmem.rdQLenPdf::13 0 +system.physmem.rdQLenPdf::14 0 +system.physmem.rdQLenPdf::15 0 +system.physmem.rdQLenPdf::16 0 +system.physmem.rdQLenPdf::17 0 +system.physmem.rdQLenPdf::18 0 +system.physmem.rdQLenPdf::19 0 +system.physmem.rdQLenPdf::20 0 +system.physmem.rdQLenPdf::21 0 +system.physmem.rdQLenPdf::22 0 +system.physmem.rdQLenPdf::23 0 +system.physmem.rdQLenPdf::24 0 +system.physmem.rdQLenPdf::25 0 +system.physmem.rdQLenPdf::26 0 +system.physmem.rdQLenPdf::27 0 +system.physmem.rdQLenPdf::28 0 +system.physmem.rdQLenPdf::29 0 +system.physmem.rdQLenPdf::30 0 +system.physmem.rdQLenPdf::31 0 +system.physmem.wrQLenPdf::0 0 +system.physmem.wrQLenPdf::1 0 +system.physmem.wrQLenPdf::2 0 +system.physmem.wrQLenPdf::3 0 +system.physmem.wrQLenPdf::4 0 +system.physmem.wrQLenPdf::5 0 +system.physmem.wrQLenPdf::6 0 +system.physmem.wrQLenPdf::7 0 +system.physmem.wrQLenPdf::8 0 +system.physmem.wrQLenPdf::9 0 +system.physmem.wrQLenPdf::10 0 +system.physmem.wrQLenPdf::11 0 +system.physmem.wrQLenPdf::12 0 +system.physmem.wrQLenPdf::13 0 +system.physmem.wrQLenPdf::14 0 +system.physmem.wrQLenPdf::15 0 +system.physmem.wrQLenPdf::16 0 +system.physmem.wrQLenPdf::17 0 +system.physmem.wrQLenPdf::18 0 +system.physmem.wrQLenPdf::19 0 +system.physmem.wrQLenPdf::20 0 +system.physmem.wrQLenPdf::21 0 +system.physmem.wrQLenPdf::22 0 +system.physmem.wrQLenPdf::23 0 +system.physmem.wrQLenPdf::24 0 +system.physmem.wrQLenPdf::25 0 +system.physmem.wrQLenPdf::26 0 +system.physmem.wrQLenPdf::27 0 +system.physmem.wrQLenPdf::28 0 +system.physmem.wrQLenPdf::29 0 +system.physmem.wrQLenPdf::30 0 +system.physmem.wrQLenPdf::31 0 +system.physmem.wrQLenPdf::32 0 +system.physmem.wrQLenPdf::33 0 +system.physmem.wrQLenPdf::34 0 +system.physmem.wrQLenPdf::35 0 +system.physmem.wrQLenPdf::36 0 +system.physmem.wrQLenPdf::37 0 +system.physmem.wrQLenPdf::38 0 +system.physmem.wrQLenPdf::39 0 +system.physmem.wrQLenPdf::40 0 +system.physmem.wrQLenPdf::41 0 +system.physmem.wrQLenPdf::42 0 +system.physmem.wrQLenPdf::43 0 +system.physmem.wrQLenPdf::44 0 +system.physmem.wrQLenPdf::45 0 +system.physmem.wrQLenPdf::46 0 +system.physmem.wrQLenPdf::47 0 +system.physmem.wrQLenPdf::48 0 +system.physmem.wrQLenPdf::49 0 +system.physmem.wrQLenPdf::50 0 +system.physmem.wrQLenPdf::51 0 +system.physmem.wrQLenPdf::52 0 +system.physmem.wrQLenPdf::53 0 +system.physmem.wrQLenPdf::54 0 +system.physmem.wrQLenPdf::55 0 +system.physmem.wrQLenPdf::56 0 +system.physmem.wrQLenPdf::57 0 +system.physmem.wrQLenPdf::58 0 +system.physmem.wrQLenPdf::59 0 +system.physmem.wrQLenPdf::60 0 +system.physmem.wrQLenPdf::61 0 +system.physmem.wrQLenPdf::62 0 +system.physmem.wrQLenPdf::63 0 +system.physmem.bytesPerActivate::samples 293 +system.physmem.bytesPerActivate::mean 282.866894 +system.physmem.bytesPerActivate::gmean 183.394708 +system.physmem.bytesPerActivate::stdev 273.006748 +system.physmem.bytesPerActivate::0-127 100 34.13% 34.13% +system.physmem.bytesPerActivate::128-255 66 22.53% 56.66% +system.physmem.bytesPerActivate::256-383 47 16.04% 72.70% +system.physmem.bytesPerActivate::384-511 26 8.87% 81.57% +system.physmem.bytesPerActivate::512-639 11 3.75% 85.32% +system.physmem.bytesPerActivate::640-767 15 5.12% 90.44% +system.physmem.bytesPerActivate::768-895 9 3.07% 93.52% +system.physmem.bytesPerActivate::896-1023 4 1.37% 94.88% +system.physmem.bytesPerActivate::1024-1151 15 5.12% 100.00% +system.physmem.bytesPerActivate::total 293 +system.physmem.totQLat 20133000 +system.physmem.totMemAccLat 44976750 +system.physmem.totBusLat 6625000 +system.physmem.avgQLat 15194.72 +system.physmem.avgBusLat 5000.00 +system.physmem.avgMemAccLat 33944.72 +system.physmem.avgRdBW 681.17 +system.physmem.avgWrBW 0.00 +system.physmem.avgRdBWSys 681.17 +system.physmem.avgWrBWSys 0.00 +system.physmem.peakBW 12800.00 +system.physmem.busUtil 5.32 +system.physmem.busUtilRead 5.32 +system.physmem.busUtilWrite 0.00 +system.physmem.avgRdQLen 1.54 +system.physmem.avgWrQLen 0.00 +system.physmem.readRowHits 1019 +system.physmem.writeRowHits 0 +system.physmem.readRowHitRate 76.91 +system.physmem.writeRowHitRate nan +system.physmem.avgGap 93864.53 +system.physmem.pageHitRate 76.91 +system.physmem_0.actEnergy 956760 +system.physmem_0.preEnergy 481965 +system.physmem_0.readEnergy 4291140 +system.physmem_0.writeEnergy 0 +system.physmem_0.refreshEnergy 9219600.000000 +system.physmem_0.actBackEnergy 9317790 +system.physmem_0.preBackEnergy 204960 +system.physmem_0.actPowerDownEnergy 46016100 +system.physmem_0.prePowerDownEnergy 1003200 +system.physmem_0.selfRefreshEnergy 0 +system.physmem_0.totalEnergy 71491515 +system.physmem_0.averagePower 574.263630 +system.physmem_0.totalIdleTime 101911500 +system.physmem_0.memoryStateTime::IDLE 89500 +system.physmem_0.memoryStateTime::REF 3900000 +system.physmem_0.memoryStateTime::SREF 0 +system.physmem_0.memoryStateTime::PRE_PDN 2612500 +system.physmem_0.memoryStateTime::ACT 16963750 +system.physmem_0.memoryStateTime::ACT_PDN 100925750 +system.physmem_1.actEnergy 1228080 +system.physmem_1.preEnergy 629970 +system.physmem_1.readEnergy 5169360 +system.physmem_1.writeEnergy 0 +system.physmem_1.refreshEnergy 9219600.000000 +system.physmem_1.actBackEnergy 9878670 +system.physmem_1.preBackEnergy 257760 +system.physmem_1.actPowerDownEnergy 41086740 +system.physmem_1.prePowerDownEnergy 4629120 +system.physmem_1.selfRefreshEnergy 0 +system.physmem_1.totalEnergy 72099300 +system.physmem_1.averagePower 579.145732 +system.physmem_1.totalIdleTime 102065000 +system.physmem_1.memoryStateTime::IDLE 260500 +system.physmem_1.memoryStateTime::REF 3900000 +system.physmem_1.memoryStateTime::SREF 0 +system.physmem_1.memoryStateTime::PRE_PDN 12050750 +system.physmem_1.memoryStateTime::ACT 18181250 +system.physmem_1.memoryStateTime::ACT_PDN 90099000 +system.pwrStateResidencyTicks::UNDEFINED 124491500 +system.cpu.branchPred.lookups 34816 +system.cpu.branchPred.condPredicted 24305 +system.cpu.branchPred.condIncorrect 7878 +system.cpu.branchPred.BTBLookups 27691 +system.cpu.branchPred.BTBHits 13759 +system.cpu.branchPred.BTBCorrect 0 +system.cpu.branchPred.BTBHitPct 49.687624 +system.cpu.branchPred.usedRAS 0 +system.cpu.branchPred.RASInCorrect 0 +system.cpu.branchPred.indirectLookups 7171 +system.cpu.branchPred.indirectHits 3706 +system.cpu.branchPred.indirectMisses 3465 +system.cpu.branchPredindirectMispredicted 1414 +system.cpu_clk_domain.clock 500 +system.cpu.dtb.read_hits 0 +system.cpu.dtb.read_misses 0 +system.cpu.dtb.read_accesses 0 +system.cpu.dtb.write_hits 0 +system.cpu.dtb.write_misses 0 +system.cpu.dtb.write_accesses 0 +system.cpu.dtb.hits 0 +system.cpu.dtb.misses 0 +system.cpu.dtb.accesses 0 +system.cpu.itb.read_hits 0 +system.cpu.itb.read_misses 0 +system.cpu.itb.read_accesses 0 +system.cpu.itb.write_hits 0 +system.cpu.itb.write_misses 0 +system.cpu.itb.write_accesses 0 +system.cpu.itb.hits 0 +system.cpu.itb.misses 0 +system.cpu.itb.accesses 0 +system.cpu.workload.numSyscalls 45 +system.cpu.pwrStateResidencyTicks::ON 124491500 +system.cpu.numCycles 248984 +system.cpu.numWorkItemsStarted 0 +system.cpu.numWorkItemsCompleted 0 +system.cpu.fetch.icacheStallCycles 46747 +system.cpu.fetch.Insts 152710 +system.cpu.fetch.Branches 34816 +system.cpu.fetch.predictedBranches 17465 +system.cpu.fetch.Cycles 114549 +system.cpu.fetch.SquashCycles 15876 +system.cpu.fetch.MiscStallCycles 7 +system.cpu.fetch.IcacheWaitRetryStallCycles 92 +system.cpu.fetch.CacheLines 27073 +system.cpu.fetch.IcacheSquashes 1404 +system.cpu.fetch.rateDist::samples 169333 +system.cpu.fetch.rateDist::mean 0.903238 +system.cpu.fetch.rateDist::stdev 0.994367 +system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% +system.cpu.fetch.rateDist::0 63074 37.25% 37.25% +system.cpu.fetch.rateDist::1 77291 45.64% 82.89% +system.cpu.fetch.rateDist::2 18218 10.76% 93.65% +system.cpu.fetch.rateDist::3 6642 3.92% 97.57% +system.cpu.fetch.rateDist::4 2533 1.50% 99.07% +system.cpu.fetch.rateDist::5 841 0.50% 99.57% +system.cpu.fetch.rateDist::6 409 0.24% 99.81% +system.cpu.fetch.rateDist::7 96 0.06% 99.86% +system.cpu.fetch.rateDist::8 229 0.14% 100.00% +system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% +system.cpu.fetch.rateDist::min_value 0 +system.cpu.fetch.rateDist::max_value 8 +system.cpu.fetch.rateDist::total 169333 +system.cpu.fetch.branchRate 0.139832 +system.cpu.fetch.rate 0.613333 +system.cpu.decode.IdleCycles 53035 +system.cpu.decode.BlockedCycles 15088 +system.cpu.decode.RunCycles 95872 +system.cpu.decode.UnblockCycles 411 +system.cpu.decode.SquashCycles 4927 +system.cpu.decode.BranchResolved 13489 +system.cpu.decode.BranchMispred 3125 +system.cpu.decode.DecodedInsts 138749 +system.cpu.decode.SquashedInsts 4432 +system.cpu.rename.SquashCycles 4927 +system.cpu.rename.IdleCycles 59325 +system.cpu.rename.BlockCycles 2075 +system.cpu.rename.serializeStallCycles 7298 +system.cpu.rename.RunCycles 89979 +system.cpu.rename.UnblockCycles 5729 +system.cpu.rename.RenamedInsts 132331 +system.cpu.rename.ROBFullEvents 3 +system.cpu.rename.IQFullEvents 12 +system.cpu.rename.LQFullEvents 2887 +system.cpu.rename.SQFullEvents 2573 +system.cpu.rename.RenamedOperands 88185 +system.cpu.rename.RenameLookups 161560 +system.cpu.rename.int_rename_lookups 161362 +system.cpu.rename.fp_rename_lookups 198 +system.cpu.rename.CommittedMaps 70918 +system.cpu.rename.UndoneMaps 17267 +system.cpu.rename.serializingInsts 307 +system.cpu.rename.tempSerializingInsts 307 +system.cpu.rename.skidInsts 859 +system.cpu.memDep0.insertedLoads 28420 +system.cpu.memDep0.insertedStores 17484 +system.cpu.memDep0.conflictingLoads 175 +system.cpu.memDep0.conflictingStores 17 +system.cpu.iq.iqInstsAdded 121763 +system.cpu.iq.iqNonSpecInstsAdded 551 +system.cpu.iq.iqInstsIssued 119946 +system.cpu.iq.iqSquashedInstsIssued 110 +system.cpu.iq.iqSquashedInstsExamined 14590 +system.cpu.iq.iqSquashedOperandsExamined 6084 +system.cpu.iq.iqSquashedNonSpecRemoved 47 +system.cpu.iq.issued_per_cycle::samples 169333 +system.cpu.iq.issued_per_cycle::mean 0.708344 +system.cpu.iq.issued_per_cycle::stdev 0.867381 +system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% +system.cpu.iq.issued_per_cycle::0 82784 48.89% 48.89% +system.cpu.iq.issued_per_cycle::1 62057 36.65% 85.54% +system.cpu.iq.issued_per_cycle::2 18132 10.71% 96.24% +system.cpu.iq.issued_per_cycle::3 4720 2.79% 99.03% +system.cpu.iq.issued_per_cycle::4 1062 0.63% 99.66% +system.cpu.iq.issued_per_cycle::5 352 0.21% 99.87% +system.cpu.iq.issued_per_cycle::6 152 0.09% 99.96% +system.cpu.iq.issued_per_cycle::7 47 0.03% 99.98% +system.cpu.iq.issued_per_cycle::8 27 0.02% 100.00% +system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% +system.cpu.iq.issued_per_cycle::min_value 0 +system.cpu.iq.issued_per_cycle::max_value 8 +system.cpu.iq.issued_per_cycle::total 169333 +system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% +system.cpu.iq.fu_full::IntAlu 19 10.33% 10.33% +system.cpu.iq.fu_full::IntMult 0 0.00% 10.33% +system.cpu.iq.fu_full::IntDiv 0 0.00% 10.33% +system.cpu.iq.fu_full::FloatAdd 0 0.00% 10.33% +system.cpu.iq.fu_full::FloatCmp 0 0.00% 10.33% +system.cpu.iq.fu_full::FloatCvt 0 0.00% 10.33% +system.cpu.iq.fu_full::FloatMult 0 0.00% 10.33% +system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 10.33% +system.cpu.iq.fu_full::FloatDiv 0 0.00% 10.33% +system.cpu.iq.fu_full::FloatMisc 0 0.00% 10.33% +system.cpu.iq.fu_full::FloatSqrt 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdAdd 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdAlu 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdCmp 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdCvt 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdMisc 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdMult 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdShift 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdSqrt 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.33% +system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 10.33% +system.cpu.iq.fu_full::MemRead 60 32.61% 42.93% +system.cpu.iq.fu_full::MemWrite 102 55.43% 98.37% +system.cpu.iq.fu_full::FloatMemRead 0 0.00% 98.37% +system.cpu.iq.fu_full::FloatMemWrite 3 1.63% 100.00% +system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% +system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% +system.cpu.iq.FU_type_0::No_OpClass 49 0.04% 0.04% +system.cpu.iq.FU_type_0::IntAlu 74493 62.11% 62.15% +system.cpu.iq.FU_type_0::IntMult 126 0.11% 62.25% +system.cpu.iq.FU_type_0::IntDiv 31 0.03% 62.28% +system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.28% +system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.28% +system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.28% +system.cpu.iq.FU_type_0::FloatMult 29 0.02% 62.30% +system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 62.30% +system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.30% +system.cpu.iq.FU_type_0::FloatMisc 0 0.00% 62.30% +system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.30% +system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.30% +system.cpu.iq.FU_type_0::MemRead 28137 23.46% 85.76% +system.cpu.iq.FU_type_0::MemWrite 17069 14.23% 99.99% +system.cpu.iq.FU_type_0::FloatMemRead 0 0.00% 99.99% +system.cpu.iq.FU_type_0::FloatMemWrite 12 0.01% 100.00% +system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% +system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% +system.cpu.iq.FU_type_0::total 119946 +system.cpu.iq.rate 0.481742 +system.cpu.iq.fu_busy_cnt 184 +system.cpu.iq.fu_busy_rate 0.001534 +system.cpu.iq.int_inst_queue_reads 409434 +system.cpu.iq.int_inst_queue_writes 136852 +system.cpu.iq.int_inst_queue_wakeup_accesses 114740 +system.cpu.iq.fp_inst_queue_reads 85 +system.cpu.iq.fp_inst_queue_writes 70 +system.cpu.iq.fp_inst_queue_wakeup_accesses 12 +system.cpu.iq.int_alu_accesses 120037 +system.cpu.iq.fp_alu_accesses 44 +system.cpu.iew.lsq.thread0.forwLoads 229 +system.cpu.iew.lsq.thread0.invAddrLoads 0 +system.cpu.iew.lsq.thread0.squashedLoads 3154 +system.cpu.iew.lsq.thread0.ignoredResponses 16 +system.cpu.iew.lsq.thread0.memOrderViolation 16 +system.cpu.iew.lsq.thread0.squashedStores 1145 +system.cpu.iew.lsq.thread0.invAddrSwpfs 0 +system.cpu.iew.lsq.thread0.blockedLoads 0 +system.cpu.iew.lsq.thread0.rescheduledLoads 0 +system.cpu.iew.lsq.thread0.cacheBlocked 151 +system.cpu.iew.iewIdleCycles 0 +system.cpu.iew.iewSquashCycles 4927 +system.cpu.iew.iewBlockCycles 1165 +system.cpu.iew.iewUnblockCycles 735 +system.cpu.iew.iewDispatchedInsts 122308 +system.cpu.iew.iewDispSquashedInsts 5105 +system.cpu.iew.iewDispLoadInsts 28420 +system.cpu.iew.iewDispStoreInsts 17484 +system.cpu.iew.iewDispNonSpecInsts 545 +system.cpu.iew.iewIQFullEvents 4 +system.cpu.iew.iewLSQFullEvents 726 +system.cpu.iew.memOrderViolationEvents 16 +system.cpu.iew.predictedTakenIncorrect 2807 +system.cpu.iew.predictedNotTakenIncorrect 2546 +system.cpu.iew.branchMispredicts 5353 +system.cpu.iew.iewExecutedInsts 115997 +system.cpu.iew.iewExecLoadInsts 27252 +system.cpu.iew.iewExecSquashedInsts 3949 +system.cpu.iew.exec_swp 0 +system.cpu.iew.exec_nop 0 +system.cpu.iew.exec_refs 44098 +system.cpu.iew.exec_branches 25988 +system.cpu.iew.exec_stores 16846 +system.cpu.iew.exec_rate 0.465881 +system.cpu.iew.wb_sent 115060 +system.cpu.iew.wb_count 114752 +system.cpu.iew.wb_producers 37473 +system.cpu.iew.wb_consumers 42148 +system.cpu.iew.wb_rate 0.460881 +system.cpu.iew.wb_fanout 0.889081 +system.cpu.commit.commitSquashedInsts 14590 +system.cpu.commit.commitNonSpecStalls 498 +system.cpu.commit.branchMispredicts 4867 +system.cpu.commit.committed_per_cycle::samples 163751 +system.cpu.commit.committed_per_cycle::mean 0.657810 +system.cpu.commit.committed_per_cycle::stdev 1.217274 +system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% +system.cpu.commit.committed_per_cycle::0 104340 63.72% 63.72% +system.cpu.commit.committed_per_cycle::1 37348 22.81% 86.53% +system.cpu.commit.committed_per_cycle::2 8922 5.45% 91.98% +system.cpu.commit.committed_per_cycle::3 7132 4.36% 96.33% +system.cpu.commit.committed_per_cycle::4 3349 2.05% 98.38% +system.cpu.commit.committed_per_cycle::5 785 0.48% 98.85% +system.cpu.commit.committed_per_cycle::6 471 0.29% 99.14% +system.cpu.commit.committed_per_cycle::7 250 0.15% 99.30% +system.cpu.commit.committed_per_cycle::8 1154 0.70% 100.00% +system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% +system.cpu.commit.committed_per_cycle::min_value 0 +system.cpu.commit.committed_per_cycle::max_value 8 +system.cpu.commit.committed_per_cycle::total 163751 +system.cpu.commit.committedInsts 107505 +system.cpu.commit.committedOps 107717 +system.cpu.commit.swp_count 0 +system.cpu.commit.refs 41605 +system.cpu.commit.loads 25266 +system.cpu.commit.membars 4 +system.cpu.commit.branches 23849 +system.cpu.commit.vec_insts 0 +system.cpu.commit.fp_insts 12 +system.cpu.commit.int_insts 107132 +system.cpu.commit.function_calls 6215 +system.cpu.commit.op_class_0::No_OpClass 4 0.00% 0.00% +system.cpu.commit.op_class_0::IntAlu 65954 61.23% 61.23% +system.cpu.commit.op_class_0::IntMult 124 0.12% 61.35% +system.cpu.commit.op_class_0::IntDiv 30 0.03% 61.38% +system.cpu.commit.op_class_0::FloatAdd 0 0.00% 61.38% +system.cpu.commit.op_class_0::FloatCmp 0 0.00% 61.38% +system.cpu.commit.op_class_0::FloatCvt 0 0.00% 61.38% +system.cpu.commit.op_class_0::FloatMult 0 0.00% 61.38% +system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 61.38% +system.cpu.commit.op_class_0::FloatDiv 0 0.00% 61.38% +system.cpu.commit.op_class_0::FloatMisc 0 0.00% 61.38% +system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdAdd 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdAlu 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdCmp 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdCvt 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdMisc 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdMult 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdShift 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 61.38% +system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 61.38% +system.cpu.commit.op_class_0::MemRead 25266 23.46% 84.83% +system.cpu.commit.op_class_0::MemWrite 16327 15.16% 99.99% +system.cpu.commit.op_class_0::FloatMemRead 0 0.00% 99.99% +system.cpu.commit.op_class_0::FloatMemWrite 12 0.01% 100.00% +system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% +system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% +system.cpu.commit.op_class_0::total 107717 +system.cpu.commit.bw_lim_events 1154 +system.cpu.rob.rob_reads 284332 +system.cpu.rob.rob_writes 250205 +system.cpu.timesIdled 635 +system.cpu.idleCycles 79651 +system.cpu.committedInsts 107505 +system.cpu.committedOps 107717 +system.cpu.cpi 2.316023 +system.cpu.cpi_total 2.316023 +system.cpu.ipc 0.431775 +system.cpu.ipc_total 0.431775 +system.cpu.int_regfile_reads 142885 +system.cpu.int_regfile_writes 75846 +system.cpu.fp_regfile_reads 12 +system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 124491500 +system.cpu.dcache.tags.replacements 0 +system.cpu.dcache.tags.tagsinuse 323.490826 +system.cpu.dcache.tags.total_refs 41387 +system.cpu.dcache.tags.sampled_refs 464 +system.cpu.dcache.tags.avg_refs 89.196121 +system.cpu.dcache.tags.warmup_cycle 0 +system.cpu.dcache.tags.occ_blocks::cpu.data 323.490826 +system.cpu.dcache.tags.occ_percent::cpu.data 0.078977 +system.cpu.dcache.tags.occ_percent::total 0.078977 +system.cpu.dcache.tags.occ_task_id_blocks::1024 464 +system.cpu.dcache.tags.age_task_id_blocks_1024::0 13 +system.cpu.dcache.tags.age_task_id_blocks_1024::1 229 +system.cpu.dcache.tags.age_task_id_blocks_1024::2 222 +system.cpu.dcache.tags.occ_task_id_percent::1024 0.113281 +system.cpu.dcache.tags.tag_accesses 86644 +system.cpu.dcache.tags.data_accesses 86644 +system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 124491500 +system.cpu.dcache.ReadReq_hits::cpu.data 26019 +system.cpu.dcache.ReadReq_hits::total 26019 +system.cpu.dcache.WriteReq_hits::cpu.data 14893 +system.cpu.dcache.WriteReq_hits::total 14893 +system.cpu.dcache.LoadLockedReq_hits::cpu.data 238 +system.cpu.dcache.LoadLockedReq_hits::total 238 +system.cpu.dcache.StoreCondReq_hits::cpu.data 237 +system.cpu.dcache.StoreCondReq_hits::total 237 +system.cpu.dcache.demand_hits::cpu.data 40912 +system.cpu.dcache.demand_hits::total 40912 +system.cpu.dcache.overall_hits::cpu.data 40912 +system.cpu.dcache.overall_hits::total 40912 +system.cpu.dcache.ReadReq_misses::cpu.data 491 +system.cpu.dcache.ReadReq_misses::total 491 +system.cpu.dcache.WriteReq_misses::cpu.data 1209 +system.cpu.dcache.WriteReq_misses::total 1209 +system.cpu.dcache.LoadLockedReq_misses::cpu.data 3 +system.cpu.dcache.LoadLockedReq_misses::total 3 +system.cpu.dcache.demand_misses::cpu.data 1700 +system.cpu.dcache.demand_misses::total 1700 +system.cpu.dcache.overall_misses::cpu.data 1700 +system.cpu.dcache.overall_misses::total 1700 +system.cpu.dcache.ReadReq_miss_latency::cpu.data 37658000 +system.cpu.dcache.ReadReq_miss_latency::total 37658000 +system.cpu.dcache.WriteReq_miss_latency::cpu.data 84443464 +system.cpu.dcache.WriteReq_miss_latency::total 84443464 +system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 273000 +system.cpu.dcache.LoadLockedReq_miss_latency::total 273000 +system.cpu.dcache.demand_miss_latency::cpu.data 122101464 +system.cpu.dcache.demand_miss_latency::total 122101464 +system.cpu.dcache.overall_miss_latency::cpu.data 122101464 +system.cpu.dcache.overall_miss_latency::total 122101464 +system.cpu.dcache.ReadReq_accesses::cpu.data 26510 +system.cpu.dcache.ReadReq_accesses::total 26510 +system.cpu.dcache.WriteReq_accesses::cpu.data 16102 +system.cpu.dcache.WriteReq_accesses::total 16102 +system.cpu.dcache.LoadLockedReq_accesses::cpu.data 241 +system.cpu.dcache.LoadLockedReq_accesses::total 241 +system.cpu.dcache.StoreCondReq_accesses::cpu.data 237 +system.cpu.dcache.StoreCondReq_accesses::total 237 +system.cpu.dcache.demand_accesses::cpu.data 42612 +system.cpu.dcache.demand_accesses::total 42612 +system.cpu.dcache.overall_accesses::cpu.data 42612 +system.cpu.dcache.overall_accesses::total 42612 +system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.018521 +system.cpu.dcache.ReadReq_miss_rate::total 0.018521 +system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.075084 +system.cpu.dcache.WriteReq_miss_rate::total 0.075084 +system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.012448 +system.cpu.dcache.LoadLockedReq_miss_rate::total 0.012448 +system.cpu.dcache.demand_miss_rate::cpu.data 0.039895 +system.cpu.dcache.demand_miss_rate::total 0.039895 +system.cpu.dcache.overall_miss_rate::cpu.data 0.039895 +system.cpu.dcache.overall_miss_rate::total 0.039895 +system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 76696.537678 +system.cpu.dcache.ReadReq_avg_miss_latency::total 76696.537678 +system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69845.710505 +system.cpu.dcache.WriteReq_avg_miss_latency::total 69845.710505 +system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 91000 +system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 91000 +system.cpu.dcache.demand_avg_miss_latency::cpu.data 71824.390588 +system.cpu.dcache.demand_avg_miss_latency::total 71824.390588 +system.cpu.dcache.overall_avg_miss_latency::cpu.data 71824.390588 +system.cpu.dcache.overall_avg_miss_latency::total 71824.390588 +system.cpu.dcache.blocked_cycles::no_mshrs 3851 +system.cpu.dcache.blocked_cycles::no_targets 159 +system.cpu.dcache.blocked::no_mshrs 61 +system.cpu.dcache.blocked::no_targets 2 +system.cpu.dcache.avg_blocked_cycles::no_mshrs 63.131148 +system.cpu.dcache.avg_blocked_cycles::no_targets 79.500000 +system.cpu.dcache.ReadReq_mshr_hits::cpu.data 244 +system.cpu.dcache.ReadReq_mshr_hits::total 244 +system.cpu.dcache.WriteReq_mshr_hits::cpu.data 994 +system.cpu.dcache.WriteReq_mshr_hits::total 994 +system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1 +system.cpu.dcache.LoadLockedReq_mshr_hits::total 1 +system.cpu.dcache.demand_mshr_hits::cpu.data 1238 +system.cpu.dcache.demand_mshr_hits::total 1238 +system.cpu.dcache.overall_mshr_hits::cpu.data 1238 +system.cpu.dcache.overall_mshr_hits::total 1238 +system.cpu.dcache.ReadReq_mshr_misses::cpu.data 247 +system.cpu.dcache.ReadReq_mshr_misses::total 247 +system.cpu.dcache.WriteReq_mshr_misses::cpu.data 215 +system.cpu.dcache.WriteReq_mshr_misses::total 215 +system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 2 +system.cpu.dcache.LoadLockedReq_mshr_misses::total 2 +system.cpu.dcache.demand_mshr_misses::cpu.data 462 +system.cpu.dcache.demand_mshr_misses::total 462 +system.cpu.dcache.overall_mshr_misses::cpu.data 462 +system.cpu.dcache.overall_mshr_misses::total 462 +system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 22176000 +system.cpu.dcache.ReadReq_mshr_miss_latency::total 22176000 +system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 18901498 +system.cpu.dcache.WriteReq_mshr_miss_latency::total 18901498 +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 194000 +system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 194000 +system.cpu.dcache.demand_mshr_miss_latency::cpu.data 41077498 +system.cpu.dcache.demand_mshr_miss_latency::total 41077498 +system.cpu.dcache.overall_mshr_miss_latency::cpu.data 41077498 +system.cpu.dcache.overall_mshr_miss_latency::total 41077498 +system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.009317 +system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.009317 +system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.013352 +system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.013352 +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.008299 +system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.008299 +system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.010842 +system.cpu.dcache.demand_mshr_miss_rate::total 0.010842 +system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.010842 +system.cpu.dcache.overall_mshr_miss_rate::total 0.010842 +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 89781.376518 +system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89781.376518 +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 87913.944186 +system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 87913.944186 +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 97000 +system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 97000 +system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 88912.333333 +system.cpu.dcache.demand_avg_mshr_miss_latency::total 88912.333333 +system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 88912.333333 +system.cpu.dcache.overall_avg_mshr_miss_latency::total 88912.333333 +system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 124491500 +system.cpu.icache.tags.replacements 65 +system.cpu.icache.tags.tagsinuse 494.293412 +system.cpu.icache.tags.total_refs 26025 +system.cpu.icache.tags.sampled_refs 876 +system.cpu.icache.tags.avg_refs 29.708904 +system.cpu.icache.tags.warmup_cycle 0 +system.cpu.icache.tags.occ_blocks::cpu.inst 494.293412 +system.cpu.icache.tags.occ_percent::cpu.inst 0.241354 +system.cpu.icache.tags.occ_percent::total 0.241354 +system.cpu.icache.tags.occ_task_id_blocks::1024 811 +system.cpu.icache.tags.age_task_id_blocks_1024::0 57 +system.cpu.icache.tags.age_task_id_blocks_1024::1 497 +system.cpu.icache.tags.age_task_id_blocks_1024::2 257 +system.cpu.icache.tags.occ_task_id_percent::1024 0.395996 +system.cpu.icache.tags.tag_accesses 55022 +system.cpu.icache.tags.data_accesses 55022 +system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 124491500 +system.cpu.icache.ReadReq_hits::cpu.inst 26025 +system.cpu.icache.ReadReq_hits::total 26025 +system.cpu.icache.demand_hits::cpu.inst 26025 +system.cpu.icache.demand_hits::total 26025 +system.cpu.icache.overall_hits::cpu.inst 26025 +system.cpu.icache.overall_hits::total 26025 +system.cpu.icache.ReadReq_misses::cpu.inst 1048 +system.cpu.icache.ReadReq_misses::total 1048 +system.cpu.icache.demand_misses::cpu.inst 1048 +system.cpu.icache.demand_misses::total 1048 +system.cpu.icache.overall_misses::cpu.inst 1048 +system.cpu.icache.overall_misses::total 1048 +system.cpu.icache.ReadReq_miss_latency::cpu.inst 84617996 +system.cpu.icache.ReadReq_miss_latency::total 84617996 +system.cpu.icache.demand_miss_latency::cpu.inst 84617996 +system.cpu.icache.demand_miss_latency::total 84617996 +system.cpu.icache.overall_miss_latency::cpu.inst 84617996 +system.cpu.icache.overall_miss_latency::total 84617996 +system.cpu.icache.ReadReq_accesses::cpu.inst 27073 +system.cpu.icache.ReadReq_accesses::total 27073 +system.cpu.icache.demand_accesses::cpu.inst 27073 +system.cpu.icache.demand_accesses::total 27073 +system.cpu.icache.overall_accesses::cpu.inst 27073 +system.cpu.icache.overall_accesses::total 27073 +system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.038710 +system.cpu.icache.ReadReq_miss_rate::total 0.038710 +system.cpu.icache.demand_miss_rate::cpu.inst 0.038710 +system.cpu.icache.demand_miss_rate::total 0.038710 +system.cpu.icache.overall_miss_rate::cpu.inst 0.038710 +system.cpu.icache.overall_miss_rate::total 0.038710 +system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 80742.362595 +system.cpu.icache.ReadReq_avg_miss_latency::total 80742.362595 +system.cpu.icache.demand_avg_miss_latency::cpu.inst 80742.362595 +system.cpu.icache.demand_avg_miss_latency::total 80742.362595 +system.cpu.icache.overall_avg_miss_latency::cpu.inst 80742.362595 +system.cpu.icache.overall_avg_miss_latency::total 80742.362595 +system.cpu.icache.blocked_cycles::no_mshrs 884 +system.cpu.icache.blocked_cycles::no_targets 0 +system.cpu.icache.blocked::no_mshrs 14 +system.cpu.icache.blocked::no_targets 0 +system.cpu.icache.avg_blocked_cycles::no_mshrs 63.142857 +system.cpu.icache.avg_blocked_cycles::no_targets nan +system.cpu.icache.writebacks::writebacks 65 +system.cpu.icache.writebacks::total 65 +system.cpu.icache.ReadReq_mshr_hits::cpu.inst 172 +system.cpu.icache.ReadReq_mshr_hits::total 172 +system.cpu.icache.demand_mshr_hits::cpu.inst 172 +system.cpu.icache.demand_mshr_hits::total 172 +system.cpu.icache.overall_mshr_hits::cpu.inst 172 +system.cpu.icache.overall_mshr_hits::total 172 +system.cpu.icache.ReadReq_mshr_misses::cpu.inst 876 +system.cpu.icache.ReadReq_mshr_misses::total 876 +system.cpu.icache.demand_mshr_misses::cpu.inst 876 +system.cpu.icache.demand_mshr_misses::total 876 +system.cpu.icache.overall_mshr_misses::cpu.inst 876 +system.cpu.icache.overall_mshr_misses::total 876 +system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 73689997 +system.cpu.icache.ReadReq_mshr_miss_latency::total 73689997 +system.cpu.icache.demand_mshr_miss_latency::cpu.inst 73689997 +system.cpu.icache.demand_mshr_miss_latency::total 73689997 +system.cpu.icache.overall_mshr_miss_latency::cpu.inst 73689997 +system.cpu.icache.overall_mshr_miss_latency::total 73689997 +system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.032357 +system.cpu.icache.ReadReq_mshr_miss_rate::total 0.032357 +system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.032357 +system.cpu.icache.demand_mshr_miss_rate::total 0.032357 +system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.032357 +system.cpu.icache.overall_mshr_miss_rate::total 0.032357 +system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 84121.001142 +system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 84121.001142 +system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 84121.001142 +system.cpu.icache.demand_avg_mshr_miss_latency::total 84121.001142 +system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 84121.001142 +system.cpu.icache.overall_avg_mshr_miss_latency::total 84121.001142 +system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 124491500 +system.cpu.l2cache.tags.replacements 0 +system.cpu.l2cache.tags.tagsinuse 840.364635 +system.cpu.l2cache.tags.total_refs 80 +system.cpu.l2cache.tags.sampled_refs 1325 +system.cpu.l2cache.tags.avg_refs 0.060377 +system.cpu.l2cache.tags.warmup_cycle 0 +system.cpu.l2cache.tags.occ_blocks::cpu.inst 517.394471 +system.cpu.l2cache.tags.occ_blocks::cpu.data 322.970164 +system.cpu.l2cache.tags.occ_percent::cpu.inst 0.015790 +system.cpu.l2cache.tags.occ_percent::cpu.data 0.009856 +system.cpu.l2cache.tags.occ_percent::total 0.025646 +system.cpu.l2cache.tags.occ_task_id_blocks::1024 1325 +system.cpu.l2cache.tags.age_task_id_blocks_1024::0 66 +system.cpu.l2cache.tags.age_task_id_blocks_1024::1 734 +system.cpu.l2cache.tags.age_task_id_blocks_1024::2 525 +system.cpu.l2cache.tags.occ_task_id_percent::1024 0.040436 +system.cpu.l2cache.tags.tag_accesses 12565 +system.cpu.l2cache.tags.data_accesses 12565 +system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 124491500 +system.cpu.l2cache.WritebackClean_hits::writebacks 65 +system.cpu.l2cache.WritebackClean_hits::total 65 +system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 13 +system.cpu.l2cache.ReadCleanReq_hits::total 13 +system.cpu.l2cache.ReadSharedReq_hits::cpu.data 2 +system.cpu.l2cache.ReadSharedReq_hits::total 2 +system.cpu.l2cache.demand_hits::cpu.inst 13 +system.cpu.l2cache.demand_hits::cpu.data 2 +system.cpu.l2cache.demand_hits::total 15 +system.cpu.l2cache.overall_hits::cpu.inst 13 +system.cpu.l2cache.overall_hits::cpu.data 2 +system.cpu.l2cache.overall_hits::total 15 +system.cpu.l2cache.ReadExReq_misses::cpu.data 215 +system.cpu.l2cache.ReadExReq_misses::total 215 +system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 863 +system.cpu.l2cache.ReadCleanReq_misses::total 863 +system.cpu.l2cache.ReadSharedReq_misses::cpu.data 247 +system.cpu.l2cache.ReadSharedReq_misses::total 247 +system.cpu.l2cache.demand_misses::cpu.inst 863 +system.cpu.l2cache.demand_misses::cpu.data 462 +system.cpu.l2cache.demand_misses::total 1325 +system.cpu.l2cache.overall_misses::cpu.inst 863 +system.cpu.l2cache.overall_misses::cpu.data 462 +system.cpu.l2cache.overall_misses::total 1325 +system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 18572500 +system.cpu.l2cache.ReadExReq_miss_latency::total 18572500 +system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 72229500 +system.cpu.l2cache.ReadCleanReq_miss_latency::total 72229500 +system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 21968500 +system.cpu.l2cache.ReadSharedReq_miss_latency::total 21968500 +system.cpu.l2cache.demand_miss_latency::cpu.inst 72229500 +system.cpu.l2cache.demand_miss_latency::cpu.data 40541000 +system.cpu.l2cache.demand_miss_latency::total 112770500 +system.cpu.l2cache.overall_miss_latency::cpu.inst 72229500 +system.cpu.l2cache.overall_miss_latency::cpu.data 40541000 +system.cpu.l2cache.overall_miss_latency::total 112770500 +system.cpu.l2cache.WritebackClean_accesses::writebacks 65 +system.cpu.l2cache.WritebackClean_accesses::total 65 +system.cpu.l2cache.ReadExReq_accesses::cpu.data 215 +system.cpu.l2cache.ReadExReq_accesses::total 215 +system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 876 +system.cpu.l2cache.ReadCleanReq_accesses::total 876 +system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 249 +system.cpu.l2cache.ReadSharedReq_accesses::total 249 +system.cpu.l2cache.demand_accesses::cpu.inst 876 +system.cpu.l2cache.demand_accesses::cpu.data 464 +system.cpu.l2cache.demand_accesses::total 1340 +system.cpu.l2cache.overall_accesses::cpu.inst 876 +system.cpu.l2cache.overall_accesses::cpu.data 464 +system.cpu.l2cache.overall_accesses::total 1340 +system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 1 +system.cpu.l2cache.ReadExReq_miss_rate::total 1 +system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.985160 +system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.985160 +system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.991968 +system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.991968 +system.cpu.l2cache.demand_miss_rate::cpu.inst 0.985160 +system.cpu.l2cache.demand_miss_rate::cpu.data 0.995690 +system.cpu.l2cache.demand_miss_rate::total 0.988806 +system.cpu.l2cache.overall_miss_rate::cpu.inst 0.985160 +system.cpu.l2cache.overall_miss_rate::cpu.data 0.995690 +system.cpu.l2cache.overall_miss_rate::total 0.988806 +system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 86383.720930 +system.cpu.l2cache.ReadExReq_avg_miss_latency::total 86383.720930 +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 83695.828505 +system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 83695.828505 +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 88941.295547 +system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 88941.295547 +system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 83695.828505 +system.cpu.l2cache.demand_avg_miss_latency::cpu.data 87751.082251 +system.cpu.l2cache.demand_avg_miss_latency::total 85109.811321 +system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 83695.828505 +system.cpu.l2cache.overall_avg_miss_latency::cpu.data 87751.082251 +system.cpu.l2cache.overall_avg_miss_latency::total 85109.811321 +system.cpu.l2cache.blocked_cycles::no_mshrs 0 +system.cpu.l2cache.blocked_cycles::no_targets 0 +system.cpu.l2cache.blocked::no_mshrs 0 +system.cpu.l2cache.blocked::no_targets 0 +system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan +system.cpu.l2cache.avg_blocked_cycles::no_targets nan +system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 215 +system.cpu.l2cache.ReadExReq_mshr_misses::total 215 +system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 863 +system.cpu.l2cache.ReadCleanReq_mshr_misses::total 863 +system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 247 +system.cpu.l2cache.ReadSharedReq_mshr_misses::total 247 +system.cpu.l2cache.demand_mshr_misses::cpu.inst 863 +system.cpu.l2cache.demand_mshr_misses::cpu.data 462 +system.cpu.l2cache.demand_mshr_misses::total 1325 +system.cpu.l2cache.overall_mshr_misses::cpu.inst 863 +system.cpu.l2cache.overall_mshr_misses::cpu.data 462 +system.cpu.l2cache.overall_mshr_misses::total 1325 +system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 16422500 +system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 16422500 +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 63599500 +system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 63599500 +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 19498500 +system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 19498500 +system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 63599500 +system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 35921000 +system.cpu.l2cache.demand_mshr_miss_latency::total 99520500 +system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 63599500 +system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 35921000 +system.cpu.l2cache.overall_mshr_miss_latency::total 99520500 +system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 1 +system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 1 +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.985160 +system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.985160 +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.991968 +system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.991968 +system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.985160 +system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.995690 +system.cpu.l2cache.demand_mshr_miss_rate::total 0.988806 +system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.985160 +system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.995690 +system.cpu.l2cache.overall_mshr_miss_rate::total 0.988806 +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 76383.720930 +system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 76383.720930 +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 73695.828505 +system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 73695.828505 +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78941.295547 +system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 78941.295547 +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 73695.828505 +system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 77751.082251 +system.cpu.l2cache.demand_avg_mshr_miss_latency::total 75109.811321 +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 73695.828505 +system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 77751.082251 +system.cpu.l2cache.overall_avg_mshr_miss_latency::total 75109.811321 +system.cpu.toL2Bus.snoop_filter.tot_requests 1405 +system.cpu.toL2Bus.snoop_filter.hit_single_requests 70 +system.cpu.toL2Bus.snoop_filter.hit_multi_requests 0 +system.cpu.toL2Bus.snoop_filter.tot_snoops 0 +system.cpu.toL2Bus.snoop_filter.hit_single_snoops 0 +system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 +system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 124491500 +system.cpu.toL2Bus.trans_dist::ReadResp 1125 +system.cpu.toL2Bus.trans_dist::WritebackClean 65 +system.cpu.toL2Bus.trans_dist::ReadExReq 215 +system.cpu.toL2Bus.trans_dist::ReadExResp 215 +system.cpu.toL2Bus.trans_dist::ReadCleanReq 876 +system.cpu.toL2Bus.trans_dist::ReadSharedReq 249 +system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1817 +system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 928 +system.cpu.toL2Bus.pkt_count::total 2745 +system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 60224 +system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 29696 +system.cpu.toL2Bus.pkt_size::total 89920 +system.cpu.toL2Bus.snoops 0 +system.cpu.toL2Bus.snoopTraffic 0 +system.cpu.toL2Bus.snoop_fanout::samples 1340 +system.cpu.toL2Bus.snoop_fanout::mean 0.003731 +system.cpu.toL2Bus.snoop_fanout::stdev 0.060993 +system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% +system.cpu.toL2Bus.snoop_fanout::0 1335 99.63% 99.63% +system.cpu.toL2Bus.snoop_fanout::1 5 0.37% 100.00% +system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% +system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% +system.cpu.toL2Bus.snoop_fanout::min_value 0 +system.cpu.toL2Bus.snoop_fanout::max_value 1 +system.cpu.toL2Bus.snoop_fanout::total 1340 +system.cpu.toL2Bus.reqLayer0.occupancy 767500 +system.cpu.toL2Bus.reqLayer0.utilization 0.6 +system.cpu.toL2Bus.respLayer0.occupancy 1314000 +system.cpu.toL2Bus.respLayer0.utilization 1.1 +system.cpu.toL2Bus.respLayer1.occupancy 696000 +system.cpu.toL2Bus.respLayer1.utilization 0.6 +system.membus.snoop_filter.tot_requests 1325 +system.membus.snoop_filter.hit_single_requests 0 +system.membus.snoop_filter.hit_multi_requests 0 +system.membus.snoop_filter.tot_snoops 0 +system.membus.snoop_filter.hit_single_snoops 0 +system.membus.snoop_filter.hit_multi_snoops 0 +system.membus.pwrStateResidencyTicks::UNDEFINED 124491500 +system.membus.trans_dist::ReadResp 1110 +system.membus.trans_dist::ReadExReq 215 +system.membus.trans_dist::ReadExResp 215 +system.membus.trans_dist::ReadSharedReq 1110 +system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 2650 +system.membus.pkt_count::total 2650 +system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 84800 +system.membus.pkt_size::total 84800 +system.membus.snoops 0 +system.membus.snoopTraffic 0 +system.membus.snoop_fanout::samples 1325 +system.membus.snoop_fanout::mean 0 +system.membus.snoop_fanout::stdev 0 +system.membus.snoop_fanout::underflows 0 0.00% 0.00% +system.membus.snoop_fanout::0 1325 100.00% 100.00% +system.membus.snoop_fanout::1 0 0.00% 100.00% +system.membus.snoop_fanout::overflows 0 0.00% 100.00% +system.membus.snoop_fanout::min_value 0 +system.membus.snoop_fanout::max_value 0 +system.membus.snoop_fanout::total 1325 +system.membus.reqLayer0.occupancy 1620500 +system.membus.reqLayer0.utilization 1.3 +system.membus.respLayer1.occupancy 7036000 +system.membus.respLayer1.utilization 5.7 ---------- End Simulation Statistics ---------- |